PrincetonUniversity / MosaicSim
Heterogeneous simulator for DECADES Project
☆32Updated 9 months ago
Alternatives and similar repositories for MosaicSim:
Users that are interested in MosaicSim are comparing it to the libraries listed below
- ☆24Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆57Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- ☆91Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 5 months ago
- ☆28Updated 9 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- CGRA framework with vectorization support.☆27Updated this week
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- ☆29Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago