PrincetonUniversity / MosaicSim
Heterogeneous simulator for DECADES Project
☆28Updated 3 months ago
Related projects: ⓘ
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- ☆56Updated last year
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- ☆83Updated 7 months ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- ☆21Updated 11 months ago
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- CGRA Compilation Framework☆77Updated last year
- EQueue Dialect☆38Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Updated last year
- DASS HLS Compiler☆26Updated 11 months ago
- ☆14Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- CGRA framework with vectorization support.☆18Updated 5 months ago
- ☆21Updated last month
- ☆9Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- ☆15Updated 3 years ago