hpc-ulisboa / NDPmulator
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆16Updated last year
Alternatives and similar repositories for NDPmulator:
Users that are interested in NDPmulator are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- ☆24Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- ☆25Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆28Updated 5 months ago
- ☆25Updated 10 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- A graph linear algebra overlay☆51Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- A Cycle-level simulator for M2NDP☆24Updated 3 months ago
- ☆16Updated 2 years ago
- ☆22Updated 3 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆47Updated 2 months ago
- CGRA framework with vectorization support.☆25Updated this week
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year