A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆21Jan 12, 2024Updated 2 years ago
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Oct 6, 2023Updated 2 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- ☆13Nov 1, 2021Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated last year
- ☆14Mar 10, 2024Updated 2 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆58Sep 1, 2025Updated 10 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆36Oct 23, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Automatic Parallelism Using LLVM☆10Aug 2, 2014Updated 11 years ago
- ☆19Jun 25, 2026Updated last week
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Experimental MLIR based points-to analysis tool☆18Apr 29, 2026Updated 2 months ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- ☆22Jun 4, 2023Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆46Jul 28, 2017Updated 8 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆30Sep 12, 2025Updated 9 months ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆19Jan 12, 2023Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆40Oct 13, 2023Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated last month
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- PIMeval simulator and PIMbench suite☆51Nov 22, 2025Updated 7 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆44Dec 24, 2024Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Approximate convex decomposition(ACD)☆10Sep 9, 2023Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- A Visual RISC-V Simulator☆17Nov 7, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- ☆18Updated this week
- Runtime type and bounds-error checking for C/C++☆109Dec 18, 2024Updated last year
- controller code to turn a stepper motor into a servo with 0-5V control input.☆22Jun 3, 2023Updated 3 years ago
- A comprehensive content-addressable accelerator simulation framework.☆21Apr 16, 2026Updated 2 months ago