hpc-ulisboa / NDPmulatorLinks
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆21Updated last year
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- ☆55Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Updated 4 years ago
- ☆10Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆19Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆32Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- ☆32Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆13Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆29Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 7 months ago
- PIMeval simulator and PIMbench suite☆42Updated last month