hpc-ulisboa / NDPmulator
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆16Updated last year
Alternatives and similar repositories for NDPmulator:
Users that are interested in NDPmulator are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆24Updated last year
- ☆25Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆11Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- ☆25Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Processing in Memory Emulation☆19Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆14Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- ☆16Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- ☆9Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆91Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆28Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago