hpc-ulisboa / NDPmulator
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆16Updated last year
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below
Sorting:
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆9Updated 10 months ago
- ☆26Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- NeuraChip Accelerator Simulator☆11Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆15Updated 3 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- ☆25Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- ☆16Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆13Updated last year
- ☆23Updated 4 years ago
- ☆29Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆30Updated last month
- EQueue Dialect☆40Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago