hpc-ulisboa / NDPmulatorLinks
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆20Updated last year
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20 …☆31Updated 2 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- Processing in Memory Emulation☆22Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- ☆26Updated 2 years ago
- ☆29Updated 4 years ago
- Heterogenous ML accelerator☆19Updated 7 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- PIMeval simulator and PIMbench suite☆39Updated 2 weeks ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 8 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- ☆17Updated 2 months ago
- ☆49Updated 6 months ago
- ☆32Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆19Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆48Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year