hpc-ulisboa / NDPmulatorLinks
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆16Updated last year
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below
Sorting:
- NeuraChip Accelerator Simulator☆12Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆26Updated last year
- ☆25Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Processing in Memory Emulation☆20Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆9Updated 11 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆12Updated last month
- Heterogenous ML accelerator☆18Updated 3 weeks ago
- ☆16Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- ☆35Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- ☆25Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆17Updated 4 months ago