hpc-ulisboa / NDPmulator
A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆14Updated last year
Alternatives and similar repositories for NDPmulator:
Users that are interested in NDPmulator are comparing it to the libraries listed below
- ☆23Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- ☆25Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ☆25Updated 9 months ago
- ☆9Updated 2 years ago
- Pre-release starter template for custom Chisel projects☆9Updated 4 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- ☆24Updated 4 months ago
- CGRA framework with vectorization support.☆21Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- EQueue Dialect☆40Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆89Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- ☆23Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated last month
- agile hardware-software co-design☆47Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago