hpc-ulisboa / NDPmulator

Related projects ⓘ

Alternatives and complementary repositories for NDPmulator

• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated last year
• CMU-SAFARI / SimplePIM
  SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…
  ☆21Updated last year
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 7 months ago
• PolyArch / gem-forge-framework
  ☆21Updated last year
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 7 months ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆29Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆30Updated 9 months ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆16Updated last month
• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• estwings57 / CasHMC
  CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube
  ☆20Updated 6 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆19Updated last year
• Systems-ShiftLab / PIMProf
  ☆9Updated 2 years ago
• Fibertree-Project / fibertree
  Fibertree emulator
  ☆12Updated 2 weeks ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆38Updated 6 months ago
• yonseicasl / NeuroSpector
  NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators
  ☆17Updated 2 weeks ago
• kalhong / zsim-ramulator
  ☆13Updated 4 years ago
• CMU-SAFARI / CROW
  Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …
  ☆15Updated 5 years ago
• suchandler96 / gem5-NVDLA
  ☆22Updated last month
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 2 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆39Updated 2 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆16Updated 2 years ago
• tactcomplabs / gc64-hmcsim
  Hybrid Memory Cube Simulation & Research Infrastructure
  ☆14Updated 11 months ago
• tukl-msd / DRAMSpec
  A High-Level DRAM Timing, Power and Area Exploration Tool
  ☆23Updated 4 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆38Updated 8 months ago
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• UCLA-VAST / splag
  Accelerating SSSP for power-law graphs using an FPGA.
  ☆21Updated 2 years ago