A Full-System Framework for Simulating NDP devices from Caches to DRAM
☆21Jan 12, 2024Updated 2 years ago
Alternatives and similar repositories for NDPmulator
Users that are interested in NDPmulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Oct 6, 2023Updated 2 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- ☆13Nov 1, 2021Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated 11 months ago
- ☆14Mar 10, 2024Updated 2 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆54Sep 1, 2025Updated 8 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆33Oct 23, 2023Updated 2 years ago
- Automatic Parallelism Using LLVM☆10Aug 2, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Apr 28, 2026Updated last week
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- Experimental MLIR based points-to analysis tool☆18Updated this week
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- ☆22Jun 4, 2023Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 7 months ago
- PKUAutoElective 服务器容器部署☆12Feb 23, 2024Updated 2 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- PIMeval simulator and PIMbench suite☆47Nov 22, 2025Updated 5 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆42Dec 24, 2024Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- Approximate convex decomposition(ACD)☆10Sep 9, 2023Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Visual RISC-V Simulator☆17Nov 7, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- ☆18Jun 4, 2025Updated 11 months ago
- AMD SEV-SNP rust utils☆17May 13, 2025Updated 11 months ago
- Runtime type and bounds-error checking for C/C++☆108Dec 18, 2024Updated last year
- A comprehensive content-addressable accelerator simulation framework.☆20Apr 16, 2026Updated 2 weeks ago
- ☆11Aug 4, 2022Updated 3 years ago