harvard-acc / gem5-aladdinLinks
End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
☆250Updated 3 years ago
Alternatives and similar repositories for gem5-aladdin
Users that are interested in gem5-aladdin are comparing it to the libraries listed below
Sorting:
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- BookSim 2.0☆372Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆415Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- ☆101Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆284Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Network on Chip Simulator☆289Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆123Updated 7 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 4 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆498Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆85Updated 2 years ago