pku-dasys / pillars
An integrated CGRA design framework
☆87Updated 3 weeks ago
Alternatives and similar repositories for pillars:
Users that are interested in pillars are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- The open-sourced version of BOOM-Explorer☆39Updated last year
- An Open-Source Tool for CGRA Accelerators☆21Updated 11 months ago
- ☆48Updated 3 weeks ago
- ☆44Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last week
- CGRA Compilation Framework☆83Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆149Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆41Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- ☆15Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 6 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 6 months ago
- ☆86Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆154Updated 5 years ago