pku-dasys / pillarsLinks
An integrated CGRA design framework
☆90Updated 5 months ago
Alternatives and similar repositories for pillars
Users that are interested in pillars are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆68Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆24Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- A list of our chiplet simulaters☆35Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆57Updated 5 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- ☆49Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- RTL implementation of Flex-DPE.☆109Updated 5 years ago
- CGRA framework with vectorization support.☆35Updated this week
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆44Updated 11 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆31Updated 11 months ago