pku-dasys / pillarsView external linksLinks
An integrated CGRA design framework
☆91Mar 18, 2025Updated 10 months ago
Alternatives and similar repositories for pillars
Users that are interested in pillars are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Mar 2, 2023Updated 2 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Jan 6, 2026Updated last month
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Feb 6, 2026Updated last week
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆18Apr 23, 2025Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- CGRA framework with vectorization support.☆43Updated this week
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- EDA wiki☆136Nov 3, 2025Updated 3 months ago
- ☆19Oct 18, 2017Updated 8 years ago
- ☆62Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- ☆109Feb 12, 2024Updated 2 years ago
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Updated this week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆17Nov 12, 2025Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago