yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆16Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An integrated CGRA design framework☆89Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆44Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- eyeriss-chisel3☆40Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last month
- ☆53Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- ☆32Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆28Updated last week
- ☆29Updated 7 months ago
- ☆33Updated 5 months ago