yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆18Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An integrated CGRA design framework☆91Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆88Updated 4 months ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- ☆21Updated 3 weeks ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆26Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- ☆60Updated 7 months ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- ☆42Updated 10 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago