yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆18Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- An Open-Source Tool for CGRA Accelerators☆76Updated 3 months ago
- An integrated CGRA design framework☆91Updated 8 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- ☆53Updated 5 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆55Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 5 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆120Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆103Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated 3 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆126Updated 9 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- ☆123Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆61Updated 8 months ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month