yhqiu16 / FDRA
DRA+RISC-V Exploration Framework
☆16Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for FDRA
- An integrated CGRA design framework☆83Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆20Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- ☆38Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆37Updated 4 months ago
- ☆62Updated 3 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- ☆93Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆57Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- 关于移植模型至gemmini的文档☆16Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- A Study of the SiFive Inclusive L2 Cache☆45Updated 10 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A list of our chiplet simulaters☆21Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago