yhqiu16 / FDRA
DRA+RISC-V Exploration Framework
☆16Updated last year
Alternatives and similar repositories for FDRA:
Users that are interested in FDRA are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆64Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆49Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An integrated CGRA design framework☆87Updated last month
- ☆44Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆124Updated this week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆67Updated this week
- RTL generator for SpGEMM☆12Updated 4 years ago
- ☆28Updated 4 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆65Updated 2 months ago
- 关于移植模型至gemmini的文档☆24Updated 2 years ago
- ☆26Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆29Updated 3 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- some knowleage about SystemC/TLM etc.☆24Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A list of our chiplet simulaters☆32Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month