DRA+RISC-V Exploration Framework
☆19Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- ☆17Nov 3, 2025Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- 开源免费的 婚礼邀请函 小程序☆13Nov 13, 2021Updated 4 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- ☆10Jan 15, 2023Updated 3 years ago
- ☆12Feb 12, 2026Updated 3 weeks ago
- ☆13Dec 9, 2024Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Fast Relaxed Vector Fitting Implementation in C++☆14Apr 17, 2023Updated 2 years ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- ☆13May 23, 2024Updated last year
- 下载复旦论文数据库的便利工具☆11Feb 13, 2025Updated last year
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆20Jun 5, 2023Updated 2 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆13Dec 7, 2023Updated 2 years ago
- ☆57Jul 1, 2025Updated 8 months ago
- ☆17Sep 15, 2023Updated 2 years ago
- A LaTeX beamer theme template for CQU students.☆14Oct 25, 2022Updated 3 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆13Dec 1, 2025Updated 3 months ago
- ☆17Oct 28, 2025Updated 4 months ago
- A Matlab Toolbox for Passive Macro Modeling☆13Sep 22, 2024Updated last year
- ☆16Sep 26, 2022Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- ☆11Nov 18, 2025Updated 3 months ago