yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆16Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An integrated CGRA design framework☆89Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ☆55Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆68Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- ☆45Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆42Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆34Updated 6 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A list of our chiplet simulaters☆33Updated 2 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆119Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 9 months ago
- ☆17Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago