yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆16Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆24Updated last year
- An Open-Source Tool for CGRA Accelerators☆68Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆79Updated 2 months ago
- ☆20Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆100Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆209Updated 2 weeks ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆62Updated 2 weeks ago
- AMD University Program HLS tutorial☆103Updated 10 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 10 months ago
- ☆187Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆57Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆154Updated this week
- ☆49Updated 2 months ago
- ☆115Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 2 weeks ago
- IC implementation of TPU☆130Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago