DRA+RISC-V Exploration Framework
☆19Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆13Dec 7, 2023Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆62Updated this week
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated 11 months ago
- ☆14Mar 13, 2026Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆155Feb 18, 2026Updated last month
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆15Oct 27, 2024Updated last year
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14May 23, 2024Updated last year
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- Fast Relaxed Vector Fitting Implementation in C++☆14Apr 17, 2023Updated 2 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- ☆12Feb 12, 2026Updated last month
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- ☆16Sep 15, 2023Updated 2 years ago
- su su su supernova☆25Jan 9, 2025Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆16Jul 21, 2024Updated last year
- SILVER - Statistical Independence and Leakage Verification☆15Jun 6, 2025Updated 9 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆17Oct 28, 2025Updated 4 months ago
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆20Jun 5, 2023Updated 2 years ago