DRA+RISC-V Exploration Framework
☆19Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆32Sep 12, 2025Updated 7 months ago
- ☆20Nov 3, 2025Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆83Mar 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 4 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆13Dec 7, 2023Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆62Apr 30, 2026Updated last week
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Mar 13, 2026Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆157Feb 18, 2026Updated 2 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 months ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆16Oct 27, 2024Updated last year
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆14May 23, 2024Updated last year
- Fast Relaxed Vector Fitting Implementation in C++☆15Apr 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Sep 26, 2022Updated 3 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- ☆12Feb 12, 2026Updated 2 months ago
- ☆16Sep 15, 2023Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- su su su supernova☆25Jan 9, 2025Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- RangeSanitizer (RSan) detects spatial and temporal memory errors in C/C++ programs using efficient range checks.☆19Nov 4, 2025Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SILVER - Statistical Independence and Leakage Verification☆16Jun 6, 2025Updated 11 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆17Apr 23, 2026Updated last week
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL☆22Jun 5, 2023Updated 2 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆14Mar 30, 2026Updated last month