yhqiu16 / FDRALinks
DRA+RISC-V Exploration Framework
☆17Updated last year
Alternatives and similar repositories for FDRA
Users that are interested in FDRA are comparing it to the libraries listed below
Sorting:
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆24Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆20Updated this week
- An integrated CGRA design framework☆91Updated 6 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- ☆118Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆59Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated this week
- ☆195Updated 3 months ago
- A list of our chiplet simulaters☆41Updated 3 months ago
- ☆49Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated 3 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last week
- RTL implementation of Flex-DPE.☆112Updated 5 years ago