tancheng / VectorCGRALinks
CGRA framework with vectorization support.
☆42Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆150Updated this week
- ☆62Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆40Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- ☆87Updated last year
- ☆17Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- ☆54Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆81Updated 4 months ago
- ☆65Updated 8 months ago
- ☆60Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- ☆61Updated 9 months ago
- ☆14Updated 3 weeks ago