tancheng / VectorCGRA
CGRA framework with vectorization support.
☆27Updated this week
Alternatives and similar repositories for VectorCGRA:
Users that are interested in VectorCGRA are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆14Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆47Updated last month
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆42Updated this week
- Project repo for the POSH on-chip network generator☆44Updated this week
- ☆55Updated this week
- An integrated CGRA design framework☆87Updated 4 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- A graph linear algebra overlay☆51Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- CGRA Compilation Framework☆83Updated last year
- ☆87Updated last year
- ☆15Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last week
- ☆57Updated last year
- ☆16Updated 2 months ago