tancheng / VectorCGRALinks
CGRA framework with vectorization support.
☆32Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- ☆15Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆86Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆59Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- ☆55Updated 3 months ago
- ☆45Updated 3 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- An integrated CGRA design framework☆89Updated 3 months ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- ☆58Updated last year
- DASS HLS Compiler☆29Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- ☆15Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆59Updated last month
- CGRA Compilation Framework☆84Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago