tancheng / VectorCGRALinks
CGRA framework with vectorization support.
☆35Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- ☆16Updated 2 years ago
- ☆61Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆87Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- ☆63Updated 5 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- ☆59Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆50Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Next generation CGRA generator☆115Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- ☆59Updated 7 months ago