tancheng / VectorCGRALinks
CGRA framework with vectorization support.
☆43Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- ☆62Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- ☆87Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆17Updated 2 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆60Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- Next generation CGRA generator☆118Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆56Updated 7 months ago
- ☆65Updated 9 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- EQueue Dialect☆41Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- ☆62Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago