CGRA framework with vectorization support.
☆44Feb 25, 2026Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Mar 2, 2023Updated 3 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Updated this week
- ☆14Feb 1, 2026Updated last month
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- ☆23Feb 17, 2026Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- AMD Software Development Kit 2.5 Sources☆10Feb 29, 2016Updated 10 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆13Jul 25, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 4 months ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Fully Homomorphic Encryption Compiler☆18Jan 27, 2025Updated last year
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- ☆14Sep 27, 2021Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year