tancheng / VectorCGRALinks
CGRA framework with vectorization support.
☆41Updated this week
Alternatives and similar repositories for VectorCGRA
Users that are interested in VectorCGRA are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated this week
- ☆61Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- ☆87Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- An integrated CGRA design framework☆91Updated 8 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆60Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆54Updated 4 months ago
- ☆61Updated 8 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Next generation CGRA generator☆116Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆53Updated 5 months ago
- ☆64Updated 7 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆147Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆16Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆67Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago