tancheng / VectorCGRA
CGRA framework with vectorization support.
☆29Updated 2 weeks ago
Alternatives and similar repositories for VectorCGRA:
Users that are interested in VectorCGRA are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- An integrated CGRA design framework☆88Updated last month
- ☆15Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- ☆86Updated last year
- ☆50Updated last month
- ☆44Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆58Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- ☆59Updated last week
- ☆91Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- A list of our chiplet simulaters☆32Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year