Public Release of Stream-Dataflow
☆14May 17, 2019Updated 7 years ago
Alternatives and similar repositories for stream-dataflow
Users that are interested in stream-dataflow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- ☆49Apr 22, 2021Updated 5 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Sharing the codebase and steps for artifact evaluation for ISCA 2023 paper☆16Feb 20, 2024Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆192Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- MAESTRO binary release☆23Nov 14, 2019Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆126May 5, 2023Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- ☆24May 23, 2023Updated 3 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- Code for the KDD 2021 paper "Scaling Up Graph Neural Networks Via Graph Coarsening"☆28Jun 5, 2024Updated 2 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Darwin: A co-processor for long read alignment☆16Apr 5, 2019Updated 7 years ago
- ☆12Jun 26, 2026Updated 3 weeks ago
- ☆76Oct 6, 2025Updated 9 months ago
- Source code of "ThunderRW: An In-Memory Graph Random Walk Engine" published in VLDB'2021 - By Shixuan Sun, Yuhang Chen, Shengliang Lu, Bi…☆27Aug 15, 2021Updated 4 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Fast and accurate DRAM power and energy estimation tool☆209Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- LonestarGPU: Irregular algorithms parallelized for GPUs☆38Nov 11, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Fork of LLVM Project containing a Colossus IPU backend implementation☆14Mar 11, 2026Updated 4 months ago
- PolyMage is a domain-specific language and optimizing code generator for auto-parallelisation☆14Jul 15, 2016Updated 10 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆197Oct 1, 2022Updated 3 years ago
- PyTorch wheels for linux riscv64☆19Sep 21, 2024Updated last year
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆28Apr 17, 2023Updated 3 years ago
- GPU-Accelerated Faster Decoding of Integer Lists☆13Aug 20, 2019Updated 6 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- ☆14May 19, 2023Updated 3 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- [CVPRW 2021] Dynamic-OFA: Runtime DNN Architecture Switching for Performance Scaling on Heterogeneous Embedded Platforms☆29Nov 9, 2022Updated 3 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- Enterprise: Breadth-First Graph Traversal on GPUs. SC'15.☆33May 20, 2017Updated 9 years ago