PolyArch / stream-dataflowLinks
Public Release of Stream-Dataflow
☆14Updated 6 years ago
Alternatives and similar repositories for stream-dataflow
Users that are interested in stream-dataflow are comparing it to the libraries listed below
Sorting:
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆14Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆26Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆26Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- ☆19Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆31Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- Fibertree emulator☆12Updated 7 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆35Updated 3 years ago
- ☆30Updated 2 months ago