PolyArch / stream-dataflow
Public Release of Stream-Dataflow
☆14Updated 6 years ago
Alternatives and similar repositories for stream-dataflow
Users that are interested in stream-dataflow are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆33Updated 3 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 9 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 5 months ago
- ☆25Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆30Updated 3 years ago
- ☆14Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆14Updated 3 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆16Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆11Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆13Updated 3 years ago
- ☆21Updated 3 months ago