The PE for the second generation CGRA (garnet).
☆18Feb 22, 2026Updated 3 months ago
Alternatives and similar repositories for lassen
Users that are interested in lassen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Next generation CGRA generator☆119May 26, 2026Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆62May 27, 2026Updated 2 weeks ago
- ☆105Jun 27, 2022Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 5 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆20Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29May 28, 2026Updated 2 weeks ago
- ☆15Mar 17, 2026Updated 2 months ago
- ☆82Feb 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- A home for Genesis2 sources.☆47Apr 29, 2026Updated last month
- mantle library☆44Dec 20, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- magma circuits☆263Oct 19, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14May 20, 2026Updated 3 weeks ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jun 3, 2026Updated last week