StanfordAHA / lassenLinks
The PE for the second generation CGRA (garnet).
☆17Updated 5 months ago
Alternatives and similar repositories for lassen
Users that are interested in lassen are comparing it to the libraries listed below
Sorting:
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Fast PnR toolchain for CGRA☆18Updated last year
- ☆56Updated 3 years ago
- ☆104Updated 3 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- Next generation CGRA generator☆115Updated last week
- Verilog AST☆21Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- ☆15Updated 4 years ago
- RTLCheck☆22Updated 7 years ago
- Hardware Formal Verification☆16Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆44Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- An open-source custom cache generator.☆34Updated last year