The PE for the second generation CGRA (garnet).
☆18Feb 22, 2026Updated 7 months ago
Alternatives and similar repositories for lassen
Users that are interested in lassen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Next generation CGRA generator☆119Updated this week
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- ☆61Updated this week
- ☆106Jun 27, 2022Updated 4 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆85Jan 6, 2026Updated 9 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Oct 4, 2026Updated last week
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆82Feb 7, 2025Updated last year
- ☆15Mar 17, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 3 months ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆22Aug 19, 2026Updated last month
- mantle library☆44Dec 20, 2022Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- ILA Model Database☆25Sep 27, 2020Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A header only C++11 library for functional coverage☆35Updated this week
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- Large-Scale Graph Inference☆12Nov 6, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week