StanfordAHA / lassenLinks
The PE for the second generation CGRA (garnet).
☆17Updated 5 months ago
Alternatives and similar repositories for lassen
Users that are interested in lassen are comparing it to the libraries listed below
Sorting:
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Fast PnR toolchain for CGRA☆18Updated last year
- ☆103Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- design and verification of asynchronous circuits☆40Updated this week
- Verilog AST☆21Updated last year
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ☆56Updated 3 years ago
- RTLCheck☆22Updated 6 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- Next generation CGRA generator☆114Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 2 months ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- ☆13Updated 5 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ☆15Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ILA Model Database☆23Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago