cornell-brg / torng-uecgra-scripts-hpca2021View external linksLinks
☆11Aug 4, 2022Updated 3 years ago
Alternatives and similar repositories for torng-uecgra-scripts-hpca2021
Users that are interested in torng-uecgra-scripts-hpca2021 are comparing it to the libraries listed below
Sorting:
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 6 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 7 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Nov 23, 2024Updated last year
- ☆62Updated this week
- ☆19Dec 3, 2019Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- ☆20Sep 28, 2024Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 10 months ago
- ☆22Feb 18, 2025Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- Compression for Foundation Models☆35Jul 21, 2025Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 4 months ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Jun 8, 2021Updated 4 years ago
- Evaluating different memory managers for dynamic GPU memory☆26Dec 16, 2020Updated 5 years ago
- ☆113Nov 17, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A machine model for line-rate programmable switches☆25Oct 8, 2016Updated 9 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Aug 12, 2021Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- ☆27Apr 28, 2020Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆43Oct 31, 2025Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Jun 16, 2025Updated 8 months ago
- ☆35Jul 9, 2020Updated 5 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆153Updated this week
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago