yhqiu16 / TRAM
Template-based Reconfigurable Architecture Modeling Framework
☆14Updated 2 years ago
Alternatives and similar repositories for TRAM:
Users that are interested in TRAM are comparing it to the libraries listed below
- A list of our chiplet simulaters☆32Updated last month
- An integrated CGRA design framework☆88Updated last month
- An Open-Source Tool for CGRA Accelerators☆64Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆50Updated last month
- The open-sourced version of BOOM-Explorer☆39Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆44Updated last month
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 6 months ago
- ☆29Updated 4 months ago
- ☆15Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- ☆27Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆25Updated 9 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago