yhqiu16 / TRAM
Template-based Reconfigurable Architecture Modeling Framework
☆13Updated 2 years ago
Alternatives and similar repositories for TRAM:
Users that are interested in TRAM are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- An integrated CGRA design framework☆85Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last week
- A list of our chiplet simulaters☆28Updated 3 years ago
- ☆42Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆39Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆9Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆14Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆34Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- CGRA framework with vectorization support.☆24Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- The open-sourced version of BOOM-Explorer☆36Updated last year
- ☆11Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- CGRA Compilation Framework☆82Updated last year
- ☆22Updated 2 months ago