Template-based Reconfigurable Architecture Modeling Framework
☆14Aug 16, 2022Updated 3 years ago
Alternatives and similar repositories for TRAM
Users that are interested in TRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- CGRA framework with vectorization support.☆48Updated this week
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆32Sep 12, 2025Updated 7 months ago
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Apr 23, 2025Updated last year
- Release of stream-specialization software/hardware stack.☆123May 5, 2023Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆51Oct 31, 2025Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 4 months ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13May 10, 2018Updated 8 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated last week
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆34Apr 11, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- ☆20Nov 3, 2025Updated 6 months ago
- Benchmark workloads of Nightcore☆12Feb 15, 2021Updated 5 years ago
- ☆15Apr 23, 2026Updated 2 weeks ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆172Mar 4, 2026Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 2 months ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆16Jul 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- An open source branch of AIE API☆15Apr 30, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- ☆15Mar 17, 2026Updated last month
- Marble FHE Library☆18Dec 23, 2020Updated 5 years ago