yhqiu16 / TRAMLinks
Template-based Reconfigurable Architecture Modeling Framework
☆14Updated 3 years ago
Alternatives and similar repositories for TRAM
Users that are interested in TRAM are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆91Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- A list of our chiplet simulaters☆41Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 3 weeks ago
- ☆59Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆13Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- ☆49Updated 3 months ago
- ☆44Updated 4 months ago