Template-based Reconfigurable Architecture Modeling Framework
☆14Aug 16, 2022Updated 3 years ago
Alternatives and similar repositories for TRAM
Users that are interested in TRAM are comparing it to the libraries listed below
Sorting:
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- ☆18Apr 23, 2025Updated 10 months ago
- CGRA framework with vectorization support.☆44Feb 25, 2026Updated last week
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 3 months ago
- Open-Channel Open-Way Flash Controller☆22Sep 10, 2021Updated 4 years ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 2 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆10Sep 5, 2025Updated 6 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Mar 2, 2023Updated 3 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- ☆13Aug 22, 2018Updated 7 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- An open source branch of AIE API☆14Apr 30, 2025Updated 10 months ago
- Marble FHE Library☆18Dec 23, 2020Updated 5 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This is a repository for logarithmic Functional Units☆18Jan 12, 2026Updated last month
- Code for Depth-wise Separable Convolutions: Performance Investigations☆19Jan 28, 2020Updated 6 years ago
- ☆13May 10, 2018Updated 7 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Jan 6, 2019Updated 7 years ago
- ☆17Nov 3, 2025Updated 4 months ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year