yhqiu16 / TRAMLinks
Template-based Reconfigurable Architecture Modeling Framework
☆14Updated 3 years ago
Alternatives and similar repositories for TRAM
Users that are interested in TRAM are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆90Updated 5 months ago
- A list of our chiplet simulaters☆35Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆57Updated 5 months ago
- ☆13Updated 2 years ago
- ☆40Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- ☆15Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 9 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago