ecolab-nus / lisa
A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.
☆36Updated 2 years ago
Alternatives and similar repositories for lisa:
Users that are interested in lisa are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- ☆16Updated 2 weeks ago
- ☆50Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆25Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆29Updated 4 months ago
- A list of our chiplet simulaters☆32Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- CGRA Compilation Framework☆83Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- ☆27Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆15Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- An integrated CGRA design framework☆88Updated last month
- CGRA framework with vectorization support.☆29Updated 2 weeks ago