ecolab-nus / lisa
A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.
☆36Updated 2 years ago
Alternatives and similar repositories for lisa:
Users that are interested in lisa are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆42Updated this week
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆25Updated 3 years ago
- CGRA Compilation Framework☆82Updated last year
- ☆16Updated last month
- A graph linear algebra overlay☆51Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆32Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A list of our chiplet simulaters☆28Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- CGRA framework with vectorization support.☆25Updated this week
- ☆24Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆90Updated last year
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- ☆9Updated 2 years ago