ecolab-nus / lisaLinks
A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.
☆40Updated 3 years ago
Alternatives and similar repositories for lisa
Users that are interested in lisa are comparing it to the libraries listed below
Sorting:
- ☆61Updated 8 months ago
- ☆29Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆13Updated 2 years ago
- ☆19Updated 3 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆107Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆32Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 7 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆60Updated 2 years ago
- ☆28Updated 2 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆42Updated last year
- ☆26Updated 2 years ago