Yu-Zhewen / Tiny_YOLO_v3_ZYNQLinks
Implement Tiny YOLO v3 on ZYNQ
☆296Updated 3 months ago
Alternatives and similar repositories for Tiny_YOLO_v3_ZYNQ
Users that are interested in Tiny_YOLO_v3_ZYNQ are comparing it to the libraries listed below
Sorting:
- ☆246Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- FPGA☆158Updated last year
- ☆54Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- FPGA project☆224Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆865Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆339Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆350Updated last year
- 一个开源的FPGA神经网络加速器。☆170Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆71Updated 4 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆318Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- 中文:☆101Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆187Updated 9 months ago
- HLS_YOLOV3☆26Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆563Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆524Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- some interesting demos for starters☆81Updated 2 years ago