Yu-Zhewen / Tiny_YOLO_v3_ZYNQLinks
Implement Tiny YOLO v3 on ZYNQ
☆294Updated 2 months ago
Alternatives and similar repositories for Tiny_YOLO_v3_ZYNQ
Users that are interested in Tiny_YOLO_v3_ZYNQ are comparing it to the libraries listed below
Sorting:
- ☆240Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆113Updated last year
- FPGA☆155Updated 11 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆61Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- ☆53Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆857Updated 10 months ago
- FPGA project☆222Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- 基 于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆336Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆153Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆235Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆62Updated 3 months ago
- 一个开源的FPGA神经网络加速器。☆166Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆180Updated 7 months ago
- 在FPGA 上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆317Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆512Updated 4 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆562Updated 7 years ago
- 中文:☆101Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 4 years ago
- some interesting demos for starters☆81Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- it is a set for all the respository of the project.☆96Updated 5 years ago
- PYNQ学习资料☆163Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆447Updated 7 years ago