Yu-Zhewen / Tiny_YOLO_v3_ZYNQ
Implement Tiny YOLO v3 on ZYNQ
☆274Updated 2 years ago
Alternatives and similar repositories for Tiny_YOLO_v3_ZYNQ:
Users that are interested in Tiny_YOLO_v3_ZYNQ are comparing it to the libraries listed below
- ☆207Updated 10 months ago
- FPGA☆146Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆78Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 2 years ago
- ☆51Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆47Updated 10 months ago
- FPGA project☆206Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆815Updated 6 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆294Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆449Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆321Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- PYNQ学习资料☆160Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆522Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆216Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆310Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- 中文:☆95Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- using xilinx xc6slx45 to implement mnist net☆82Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- ☆256Updated 11 months ago
- it is a set for all the respository of the project.☆96Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago