nvdla / firesim-nvdla
FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆32Updated 4 years ago
Related projects: ⓘ
- ☆42Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆65Updated 4 years ago
- ☆44Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆80Updated last year
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- ☆84Updated last year
- Virtual Platform for NVDLA☆135Updated 6 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- OmniXtend cache coherence protocol☆76Updated 4 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆36Updated 2 weeks ago
- ☆71Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆118Updated 6 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆53Updated last month
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆52Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆93Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆206Updated 4 years ago
- ☆63Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆38Updated 3 months ago
- ☆65Updated last year