nvdla / firesim-nvdlaLinks
FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆37Updated 6 years ago
Alternatives and similar repositories for firesim-nvdla
Users that are interested in firesim-nvdla are comparing it to the libraries listed below
Sorting:
- Virtual Platform for NVDLA☆160Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆165Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆221Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆145Updated last year
- ☆70Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- ☆88Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆236Updated last month
- ☆236Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Tutorials on HLS Design☆52Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆106Updated 7 years ago
- ☆123Updated 2 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- ☆66Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- ☆90Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Public release☆58Updated 6 years ago
- ☆101Updated 5 months ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago