nvdla / firesim-nvdlaLinks
FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆36Updated 6 years ago
Alternatives and similar repositories for firesim-nvdla
Users that are interested in firesim-nvdla are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- ☆67Updated 4 years ago
- Basic floating-point components for RISC-V processors☆67Updated 5 years ago
- Virtual Platform for NVDLA☆156Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- ☆86Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- ☆66Updated 3 years ago
- An open-source UCIe controller implementation☆76Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆112Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The multi-core cluster of a PULP system.☆109Updated 3 weeks ago
- Public release☆58Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 7 years ago
- Simple runtime for Pulp platforms☆49Updated 2 weeks ago
- ☆120Updated last week
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆88Updated last week