FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆36Sep 30, 2019Updated 7 years ago
Alternatives and similar repositories for firesim-nvdla
Users that are interested in firesim-nvdla are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Redistributable part of SPEC CPU2006 benchmark☆11Jun 21, 2015Updated 11 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆35Sep 12, 2025Updated last year
- Benchmarks used in the gpgpu-sim ispass 2009 paper☆31May 7, 2015Updated 11 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- ☆13Oct 8, 2024Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 7 years ago
- CUDA optimization ladders you can learn from: GEMM from naive to Tensor Cores and Hopper WGMMA vs cuBLAS, reductions, scans, sorts, Flash…☆16Oct 8, 2026Updated 3 weeks ago
- ☆21Oct 27, 2022Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆167Jan 16, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Standalone SDR experiment using multicore MCU - FM version☆17Apr 14, 2018Updated 8 years ago
- Accelerator Zoo☆21Oct 14, 2025Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- The solution of the third prize of FPGA track in 2020 Low-Power Computer Vision Challenge☆10Aug 20, 2020Updated 6 years ago
- FPU Generator☆21Updated this week
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- A NVDLA Loadable Parser.☆13Mar 2, 2022Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- ☆92Oct 20, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Apr 2, 2019Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 11 years ago
- ☆13Oct 23, 2022Updated 4 years ago
- ☆17Jun 7, 2017Updated 9 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆138Apr 1, 2020Updated 6 years ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- Diseases diagnosis android apps using sklearn☆13Jan 9, 2023Updated 3 years ago
- 处理器相关文集☆17Oct 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Feb 18, 2020Updated 6 years ago
- NVDLA SW☆524Jan 28, 2021Updated 5 years ago
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 9 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆241Dec 22, 2025Updated 10 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆23Nov 17, 2024Updated last year
- ☆25Mar 19, 2026Updated 7 months ago
- A web application that makes it easy to create a weekly schedule. Meant for students, professionals, parents, and anyone looking to organ…☆11Jan 7, 2018Updated 8 years ago