nvdla / firesim-nvdlaLinks
FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆36Updated 6 years ago
Alternatives and similar repositories for firesim-nvdla
Users that are interested in firesim-nvdla are comparing it to the libraries listed below
Sorting:
- Virtual Platform for NVDLA☆153Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- ☆84Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆214Updated 5 years ago
- ☆67Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 8 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- ☆65Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Public release☆56Updated 6 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆88Updated 2 years ago
- Next generation CGRA generator☆114Updated last week
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- ☆118Updated last week