SameLight / ITRI-OpenDLALinks
Express DLA implementation for FPGA, revised based on NVDLA.
☆9Updated 5 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- ☆36Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆34Updated 6 years ago
- ☆27Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Updated 7 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- ☆8Updated 2 years ago
- ☆46Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- ☆83Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 5 years ago
- ☆25Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- ☆71Updated this week
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago