SameLight / ITRI-OpenDLALinks
Express DLA implementation for FPGA, revised based on NVDLA.
☆11Updated 6 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- ☆36Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- ☆48Updated 6 years ago
- ☆35Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆22Updated 3 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆35Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- CNN accelerator☆28Updated 8 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆32Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆25Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆39Updated last week
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago