SameLight / ITRI-OpenDLALinks
Express DLA implementation for FPGA, revised based on NVDLA.
☆11Updated 6 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆36Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- ☆35Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- ☆27Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- ☆46Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆62Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- ☆88Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 3 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
- course design☆23Updated 7 years ago