SameLight / ITRI-OpenDLA
Express DLA implementation for FPGA, revised based on NVDLA.
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for ITRI-OpenDLA
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 9 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆33Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆21Updated last month
- ☆23Updated 3 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆22Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆22Updated last year
- Fast Floating Point Operators for High Level Synthesis☆17Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆37Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- ☆18Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆13Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- RISC-V ISA based 32-bit processor written in HLS☆15Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago