SameLight / ITRI-OpenDLALinks
Express DLA implementation for FPGA, revised based on NVDLA.
☆11Updated 6 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆36Updated 4 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- Fast Floating Point Operators for High Level Synthesis☆23Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- A scalable Eyeriss model in SystemC.☆33Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆35Updated 6 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆35Updated 2 years ago
- ☆49Updated 6 years ago
- OpenDLA for trying the demo and FPGA solution☆18Updated 3 years ago
- ☆29Updated 6 years ago
- ☆72Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- ☆45Updated last week
- Algorithmic C Machine Learning Library☆26Updated last month
- ☆65Updated 5 years ago
- Tutorials on HLS Design☆51Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆15Updated 3 years ago
- CNN accelerator☆29Updated 8 years ago