embedeep / Free-TPU
Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classification, detection, and segmentation problem.
☆240Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Free-TPU
- ☆242Updated 4 years ago
- DPU on PYNQ☆203Updated 10 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆121Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆308Updated 10 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆146Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆102Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆174Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆300Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆206Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆67Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆152Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆402Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆399Updated 4 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆136Updated 6 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆161Updated 8 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- Vitis HLS Library for FINN☆181Updated this week
- Computer Vision Overlays on Pynq☆174Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆97Updated 6 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆109Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated 10 months ago