cxdzyq1110 / NPU_on_FPGA
在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。
☆192Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for NPU_on_FPGA
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆306Updated 10 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆187Updated last year
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆213Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- FPGA☆141Updated 4 months ago
- PYNQ学习资料☆158Updated 4 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆119Updated this week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- CPU Design Based on RISCV ISA☆75Updated 4 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- 一个开源的FPGA神经网络加速器。☆123Updated last year
- AXI协议规范中文翻译版☆130Updated 2 years ago
- ☆187Updated 7 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆275Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆254Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆492Updated 6 years ago
- ☆137Updated this week
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- image processing based FPGA☆98Updated 3 years ago
- AMBA bus lecture material☆375Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆119Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆165Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆65Updated last year
- FPGA实现简单的图像处理算法☆41Updated last year