cxdzyq1110 / NPU_on_FPGALinks
在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。
☆243Updated 6 years ago
Alternatives and similar repositories for NPU_on_FPGA
Users that are interested in NPU_on_FPGA are comparing it to the libraries listed below
Sorting:
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆336Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆178Updated 7 months ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- AMBA bus lecture material☆440Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- FPGA☆155Updated 11 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆557Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- 一个开源的FPGA 神经网络加速器。☆164Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆334Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- ☆233Updated last year
- some interesting demos for starters☆81Updated 2 years ago
- ☆145Updated this week
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆94Updated 3 weeks ago
- Implement Tiny YOLO v3 on ZYNQ☆291Updated last month
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆507Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆210Updated last year
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago