cxdzyq1110 / NPU_on_FPGA
在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。
☆219Updated 6 years ago
Alternatives and similar repositories for NPU_on_FPGA:
Users that are interested in NPU_on_FPGA are comparing it to the libraries listed below
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆327Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆196Updated last year
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆225Updated 6 years ago
- FPGA☆150Updated 8 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆137Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆184Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆147Updated 4 months ago
- IC implementation of Systolic Array for TPU☆197Updated 4 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆176Updated 7 years ago
- AXI协议规范中文翻译版☆140Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- PYNQ学习资料☆162Updated 5 years ago
- Implementation of CNN using Verilog☆207Updated 7 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆530Updated 6 years ago
- CPU Design Based on RISCV ISA☆93Updated 9 months ago
- ☆213Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆144Updated 5 years ago
- some interesting demos for starters☆69Updated 2 years ago
- 一个开源的FPGA神经网络加 速器。☆145Updated last year
- AMBA bus lecture material☆410Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- FPGA Accelerator for CNN using Vivado HLS☆311Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆85Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆279Updated 2 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆427Updated 7 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆463Updated 4 years ago