cxdzyq1110 / NPU_on_FPGAView external linksLinks
在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
☆293Aug 16, 2018Updated 7 years ago
Alternatives and similar repositories for NPU_on_FPGA
Users that are interested in NPU_on_FPGA are comparing it to the libraries listed below
Sorting:
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆167Mar 5, 2025Updated 11 months ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Apr 23, 2020Updated 5 years ago
- ☆239Apr 8, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用☆580Jun 18, 2018Updated 7 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Jun 28, 2018Updated 7 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆364May 2, 2023Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Dec 27, 2023Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆25Jun 21, 2024Updated last year
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆785Dec 10, 2019Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆542Jan 5, 2019Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Mar 20, 2024Updated last year
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Sep 25, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆243Apr 10, 2023Updated 2 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Jul 14, 2021Updated 4 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆267Apr 1, 2024Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 用Altera FPGA芯片自制CPU☆43Aug 10, 2014Updated 11 years ago
- FPGA☆159Jun 29, 2024Updated last year
- FPGA图像处理仿真平台☆29Apr 25, 2022Updated 3 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 6 years ago
- IC implementation of Systolic Array for TPU☆333Oct 21, 2024Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- FPGA project☆237Apr 5, 2022Updated 3 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆17Feb 23, 2022Updated 3 years ago