cxdzyq1110 / NPU_on_FPGALinks
在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。
☆266Updated 7 years ago
Alternatives and similar repositories for NPU_on_FPGA
Users that are interested in NPU_on_FPGA are comparing it to the libraries listed below
Sorting:
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆362Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆240Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆198Updated 11 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆167Updated 2 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆349Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆569Updated 7 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆126Updated 2 years ago
- FPGA☆158Updated last year
- 一个开源的FPGA神经网络加速器。☆179Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- ☆250Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- ☆149Updated 3 weeks ago
- ☆285Updated last year
- Convolutional Neural Network RTL-level Design☆70Updated 3 years ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆157Updated 4 years ago
- some interesting demos for starters☆84Updated 2 years ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆300Updated 5 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago