CSL-KU / firesim-nvdla
FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud
☆161Updated 3 years ago
Alternatives and similar repositories for firesim-nvdla:
Users that are interested in firesim-nvdla are comparing it to the libraries listed below
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆224Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆226Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆207Updated 5 years ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆125Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 2 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆304Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆207Updated 2 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆64Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 5 years ago
- Documentation for NVDLA.☆244Updated 5 months ago
- ☆83Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago
- ☆122Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated 11 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆173Updated last year
- ☆42Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆227Updated 2 years ago
- ☆116Updated 3 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆101Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆170Updated 7 years ago