LeiWang1999 / nvdla-parserLinks
A NVDLA Loadable Parser.
☆12Updated 3 years ago
Alternatives and similar repositories for nvdla-parser
Users that are interested in nvdla-parser are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- ☆31Updated 2 years ago
- ☆16Updated 5 years ago
- ☆29Updated 6 years ago
- ☆34Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- ☆33Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆72Updated 2 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆14Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- Eyeriss chip simulator☆36Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆60Updated 7 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆41Updated last year