LeiWang1999 / nvdla-parserLinks
A NVDLA Loadable Parser.
☆12Updated 3 years ago
Alternatives and similar repositories for nvdla-parser
Users that are interested in nvdla-parser are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- ☆16Updated 6 years ago
- ☆32Updated 2 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- ☆29Updated 6 years ago
- ☆35Updated 6 months ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- ☆72Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆35Updated 6 years ago
- ☆97Updated last year
- ☆71Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 3 months ago
- ☆59Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- agile hardware-software co-design☆51Updated 3 years ago