LeiWang1999 / nvdla-parser
A NVDLA Loadable Parser.
☆10Updated 3 years ago
Alternatives and similar repositories for nvdla-parser:
Users that are interested in nvdla-parser are comparing it to the libraries listed below
- ☆42Updated 5 years ago
- ☆29Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆12Updated 3 years ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- ☆16Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆28Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- ☆29Updated 5 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆19Updated last year
- ☆33Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- ☆20Updated last year
- ☆11Updated 10 months ago
- ☆71Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆70Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- ☆15Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- agile hardware-software co-design☆47Updated 3 years ago