lulinchen / cnn_openLinks
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
☆247Updated 6 years ago
Alternatives and similar repositories for cnn_open
Users that are interested in cnn_open are comparing it to the libraries listed below
Sorting:
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- Implementation of CNN using Verilog☆233Updated 8 years ago
- FPGA☆159Updated last year
- PYNQ学习资料☆173Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆281Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆296Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆467Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- 中文:☆107Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 8 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆375Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆173Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆114Updated 8 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆212Updated 2 months ago