lulinchen / cnn_open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
☆219Updated 6 years ago
Alternatives and similar repositories for cnn_open:
Users that are interested in cnn_open are comparing it to the libraries listed below
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- Implementation of CNN using Verilog☆206Updated 7 years ago
- FPGA☆146Updated 7 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆310Updated 3 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- CNN acceleration on virtex-7 FPGA with verilog HDL☆417Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆94Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆181Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆156Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆141Updated 8 months ago
- PYNQ学习资料☆160Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆173Updated 7 years ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- IC implementation of Systolic Array for TPU☆189Updated 4 months ago
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩 阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆216Updated 6 years ago
- 中文:☆95Updated 5 years ago
- ☆256Updated 11 months ago
- Implement Tiny YOLO v3 on ZYNQ☆274Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆522Updated 6 years ago