VVViy / VVViy.github.ioLinks
This is Max's blog, something interesting in it.
☆13Updated 3 years ago
Alternatives and similar repositories for VVViy.github.io
Users that are interested in VVViy.github.io are comparing it to the libraries listed below
Sorting:
- ☆49Updated 6 years ago
- ☆73Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Eyeriss chip simulator☆39Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- ☆20Updated 8 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- ☆35Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Updated 7 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Updated 2 years ago
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆206Updated 5 years ago
- ☆71Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- ☆66Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago