Alternatives and similar repositories for Integrate-NVDLA-and-TVM

Users that are interested in Integrate-NVDLA-and-TVM are comparing it to the libraries listed below

• zeasa / nvdla-compiler
  ☆46Updated 6 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• union-codesign / union
  ☆14Updated 4 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆42Updated 5 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• tissue3 / EyerissSimulator
  Eyeriss chip simulator
  ☆39Updated 5 years ago
• suchandler96 / gem5-NVDLA
  ☆40Updated 8 months ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆60Updated last month
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆49Updated this week
• LeiWang1999 / nvdla-parser
  A NVDLA Loadable Parser.
  ☆12Updated 3 years ago
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆182Updated last week
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆52Updated 3 years ago
• icubecorp / nvdla_compiler
  ☆22Updated 7 years ago
• ONNC / onnc-tutorial
  ☆61Updated 3 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆171Updated this week
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆42Updated 2 years ago
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆119Updated 2 years ago
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆94Updated 5 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆23Updated 2 years ago
• harvard-acc / EdgeBERT
  HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference
  ☆53Updated last year
• LeiWang1999 / nvdla_loadables
  some sample caffemodel, prototxt, test images and pre compiled loadabes .
  ☆13Updated 4 years ago
• Xilinx / mlir-air
  ☆119Updated last week
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆82Updated 6 years ago
• sfu-arch / SpGEMM
  ☆37Updated 4 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 8 years ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆24Updated 4 years ago
• pku-liang / TensorLib
  A Spatial Accelerator Generation Framework for Tensor Algebra.
  ☆60Updated 4 years ago
• prasshantg / personal
  ☆16Updated 6 years ago