OpenDLA for trying the demo and FPGA solution
☆17Jul 28, 2022Updated 3 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Dec 18, 2018Updated 7 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- ☆33Mar 6, 2023Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- ☆49Nov 18, 2019Updated 6 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- ☆23Dec 8, 2022Updated 3 years ago
- ☆61Mar 14, 2022Updated 3 years ago
- Fast NPU-aware Neural Architecture Search☆21Sep 6, 2021Updated 4 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- [ICML 2022] "DepthShrinker: A New Compression Paradigm Towards Boosting Real-Hardware Efficiency of Compact Neural Networks", by Yonggan …☆35Jul 12, 2022Updated 3 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- An Alexa Skill Sample for building a skill that can take a user through a decision tree, like "What should I eat for breakfast?"☆12Jan 23, 2018Updated 8 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Project example files for the book FreeCAD for Inventors☆11Sep 11, 2018Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- SDN for Intra-Vehicular Networks☆10May 25, 2021Updated 4 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- ECG signal processing including filtering of random noise and system noise, correction of baseline, and QRS wave detection.☆13Jul 21, 2018Updated 7 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- 中文金融大模型测评基准，六大类二十五任务、等级化评价，国内模型获得A级☆10May 6, 2024Updated last year