SCLUO / ITRI-OpenDLALinks
OpenDLA for trying the demo and FPGA solution
☆16Updated 2 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below
Sorting:
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Ultra96 PYNQ入门之一次简单的总结☆13Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆44Updated 5 years ago
- ☆82Updated last year
- Tutorials on HLS Design☆52Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- ☆31Updated 2 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- ☆44Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆35Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- ☆66Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆48Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆33Updated 2 years ago