OpenDLA for trying the demo and FPGA solution
☆17Jul 28, 2022Updated 3 years ago
Alternatives and similar repositories for ITRI-OpenDLA
Users that are interested in ITRI-OpenDLA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆231Dec 18, 2018Updated 7 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- ☆33Mar 6, 2023Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 7 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 3 months ago
- ☆49Nov 18, 2019Updated 6 years ago
- Optimized C++ ECDSA verifier for secp256k1☆12Mar 21, 2013Updated 13 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆37Jun 1, 2022Updated 3 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- ☆16Jan 17, 2023Updated 3 years ago
- ☆13Dec 12, 2021Updated 4 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- [ICML 2022] "DepthShrinker: A New Compression Paradigm Towards Boosting Real-Hardware Efficiency of Compact Neural Networks", by Yonggan …☆35Jul 12, 2022Updated 3 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- Fast NPU-aware Neural Architecture Search☆21Sep 6, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Nov 1, 2021Updated 4 years ago
- ☆47Aug 23, 2023Updated 2 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated 2 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆43Mar 31, 2025Updated last year
- ☆19Mar 16, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Apr 6, 2026Updated last week
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- ☆10Jul 28, 2021Updated 4 years ago