SCLUO / ITRI-OpenDLA
OpenDLA for trying the demo and FPGA solution
☆15Updated 2 years ago
Related projects: ⓘ
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 4 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆22Updated 5 years ago
- ☆42Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- HLS for Networks-on-Chip☆27Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆35Updated 5 years ago
- ☆30Updated last year
- course design☆19Updated 6 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆17Updated last year
- Reconfigurable Binary Engine☆15Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- PYNQ demo as seen at FPL 2018☆20Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆41Updated 4 years ago
- Ultra96 PYNQ入门之一次简单的总结☆13Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- CNN accelerator☆26Updated 7 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆47Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year