isuckatdrifting / Zeus
NVDLA small config implementation on Zynq ZCU104 (evaluation)
☆23Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Zeus
- ☆13Updated 4 years ago
- ☆42Updated 4 years ago
- HLS implemented systolic array structure☆40Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- ☆32Updated 5 years ago
- ☆37Updated 5 years ago
- ☆10Updated 4 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- ☆60Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆69Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆69Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- ☆3Updated 3 years ago
- ☆16Updated 5 years ago
- ☆64Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago