prasshantg / personalLinks
☆16Updated 5 years ago
Alternatives and similar repositories for personal
Users that are interested in personal are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆33Updated 4 months ago
- ☆46Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆92Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆72Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆59Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆30Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- ☆36Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- CGRA Compilation Framework☆84Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago