prasshantg / personalLinks
☆16Updated 6 years ago
Alternatives and similar repositories for personal
Users that are interested in personal are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆36Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆98Updated last year
- ☆46Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆32Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- ☆61Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆72Updated 2 years ago
- ☆59Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago