prasshantg / personalLinks
☆17Updated 5 years ago
Alternatives and similar repositories for personal
Users that are interested in personal are comparing it to the libraries listed below
Sorting:
- ☆30Updated 2 months ago
- ☆44Updated this week
- ☆35Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- ☆44Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆29Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆59Updated last week
- agile hardware-software co-design☆47Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆71Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆15Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year