prasshantg / personalLinks
☆16Updated 6 years ago
Alternatives and similar repositories for personal
Users that are interested in personal are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆108Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆42Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆32Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆72Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- ☆62Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆62Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- ☆49Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆81Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆150Updated this week