JunningWu / Learning-NVDLA-Notes
NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:junning.wu@ia.ac.cn
☆219Updated 5 years ago
Related projects: ⓘ
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆115Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆320Updated 5 years ago
- Documentation for NVDLA.☆232Updated last month
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆298Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆199Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆219Updated last week
- Deep Learning Accelerator (Convolution Neural Networks)☆160Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆299Updated 8 months ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆169Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆174Updated 8 months ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆259Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆192Updated last year
- Virtual Platform for NVDLA☆135Updated 6 years ago
- ☆236Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆92Updated 6 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆212Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆237Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆292Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆385Updated 4 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆156Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆298Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆149Updated 7 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆24Updated 6 years ago
- Vitis HLS Library for FINN☆173Updated 3 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆322Updated 4 months ago