Alternatives and similar repositories for bsc

Users that are interested in bsc are comparing it to the libraries listed below

• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆603Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated 10 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆711Updated 2 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆945Updated 3 weeks ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆573Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆394Updated 6 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆645Updated 3 weeks ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,041Updated 5 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆716Updated last month
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,089Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆461Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆845Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,611Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,581Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,044Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆587Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,307Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,819Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆699Updated 3 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆663Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,468Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,428Updated 5 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆549Updated 3 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,582Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆937Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆809Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,090Updated last month