Bluespec Compiler (BSC)
☆1,142Sep 2, 2026Updated this week
Alternatives and similar repositories for bsc
Users that are interested in bsc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆132Jul 13, 2026Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆226Aug 31, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,609Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆107Jul 3, 2026Updated 2 months ago
- BSC Development Workstation (BDW)☆34May 1, 2026Updated 4 months ago
- Bluespec BSV HLHDL tutorial☆116Mar 29, 2016Updated 10 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,868Updated this week
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆169May 26, 2026Updated 3 months ago
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,928Updated this week
- Scala based HDL☆2,033Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,733Updated this week
- Circuit IR Compilers and Tools☆2,231Updated this week
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆388Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,900Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,128Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆612Sep 15, 2023Updated 2 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆544Aug 5, 2026Updated 3 weeks ago