Bluespec Compiler (BSC)
☆1,103Apr 27, 2026Updated last week
Alternatives and similar repositories for bsc
Users that are interested in bsc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆130Feb 12, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆336Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆186Apr 4, 2026Updated last month
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,591Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆99Oct 17, 2025Updated 6 months ago
- BSC Development Workstation (BDW)☆33Updated this week
- Bluespec BSV HLHDL tutorial☆115Mar 29, 2016Updated 10 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆78Nov 24, 2022Updated 3 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- Main page☆33Feb 12, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167Updated this week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Scala based HDL☆1,979Apr 30, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit IR Compilers and Tools☆2,107Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆371Apr 29, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- SystemVerilog compiler and language services☆1,027Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆607Sep 15, 2023Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week