Alternatives and similar repositories for bsc

Users that are interested in bsc are comparing it to the libraries listed below

• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆609Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,100Updated 6 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆607Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆470Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,641Updated 3 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆665Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆734Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆859Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆962Updated 3 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆894Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,459Updated last month
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆554Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,848Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,628Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,064Updated 2 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆421Updated 3 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆676Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,341Updated last week
• clash-lang / clash-compiler
  Haskell to VHDL/Verilog/SystemVerilog compiler
  ☆1,535Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,077Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,515Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆496Updated last week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year