Alternatives and similar repositories for bsc

Users that are interested in bsc are comparing it to the libraries listed below

• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆620Updated 3 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,139Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆751Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆329Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆639Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆686Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆885Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆914Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,704Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,711Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆415Updated 11 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆982Updated 6 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆568Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆627Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,489Updated 2 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆458Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆731Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,085Updated 5 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,113Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆424Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆749Updated 3 months ago
• clash-lang / clash-compiler
  Haskell to VHDL/Verilog/SystemVerilog compiler
  ☆1,564Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,718Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,376Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,152Updated 6 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆727Updated 3 months ago