Bluespec Compiler (BSC)
☆1,081Feb 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for bsc
Users that are interested in bsc are comparing it to the libraries listed below
Sorting:
- Main page☆129Feb 12, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,585Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated 2 weeks ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- Scala based HDL☆1,929Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Circuit IR Compilers and Tools☆2,050Updated this week
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆968Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- magma circuits☆265Oct 19, 2024Updated last year