Alternatives and similar repositories for bsc:

Users that are interested in bsc are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,467Updated last month
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆734Updated 4 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,338Updated last month
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆360Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• drom / awesome-hdl
  Hardware Description Languages
  ☆982Updated 4 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,026Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,784Updated 3 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆795Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆490Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆646Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,232Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆602Updated 6 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆313Updated 2 years ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆901Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆401Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆615Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆697Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,706Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆419Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,545Updated 2 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆706Updated 3 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆487Updated 4 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆367Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,431Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆654Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,235Updated 8 months ago