Bluespec Compiler (BSC)
☆1,144Oct 3, 2026Updated last week
Alternatives and similar repositories for bsc
Users that are interested in bsc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆132Jul 13, 2026Updated 3 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last month
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆231Aug 31, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,620Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 6 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 2 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- Haskell library for hardware description☆107Aug 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,955Updated this week
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆171Sep 17, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Yosys Open SYnthesis Suite☆4,805Updated this week
- Circuit IR Compilers and Tools☆2,256Updated this week
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,163Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆612Sep 15, 2023Updated 3 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago