Alternatives and similar repositories for bsc

Users that are interested in bsc are comparing it to the libraries listed below

• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆375Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆721Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆607Updated 3 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆402Updated 7 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆594Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆955Updated 2 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,097Updated 5 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆464Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,630Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆659Updated 2 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆727Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,063Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆673Updated 2 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆855Updated last week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆327Updated 3 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,840Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,451Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆889Updated 2 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆421Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,615Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆477Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆707Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,325Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆598Updated 2 weeks ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,057Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆509Updated 11 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆719Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆820Updated 2 months ago