SystemVerilog compiler and language services
☆1,115Aug 12, 2026Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,909Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- SystemVerilog design elaborator into word-level netlist form☆247Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog to Verilog conversion☆749Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆788Updated this week
- A SystemVerilog language server based on the Slang library.☆300Aug 11, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,853Updated this week
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- SystemVerilog language server☆583Jul 28, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆537Aug 5, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,681Updated this week
- cocotb: Python-based chip (RTL) verification☆2,473Updated this week
- Circuit IR Compilers and Tools☆2,220Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tools based upon slang for language server purpose☆24Aug 4, 2026Updated 2 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- The UVM written in Python☆569Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated 2 weeks ago
- Icarus Verilog☆3,595Updated this week
- Digital Design Equivalence Checking☆100Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week
- ☆47Jul 31, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆384Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Code generation tool for control and status registers☆467Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆799Jun 15, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆826Jul 13, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,820Updated this week