SystemVerilog compiler and language services
☆968Mar 3, 2026Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- SystemVerilog frontend for Yosys☆203Feb 22, 2026Updated last week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated 11 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- cocotb: Python-based chip (RTL) verification☆2,266Feb 28, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Circuit IR Compilers and Tools☆2,050Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- The UVM written in Python☆504Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- A SystemVerilog language server based on the Slang library.☆153Updated this week
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- Icarus Verilog☆3,352Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- A dependency management tool for hardware projects.☆349Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- Modular hardware build system☆1,131Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆774Jun 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 26, 2026Updated last week