SystemVerilog compiler and language services
☆1,027May 3, 2026Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- SystemVerilog frontend for Yosys☆218Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week
- Yosys Open SYnthesis Suite☆4,423Apr 30, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Circuit IR Compilers and Tools☆2,107Updated this week
- A SystemVerilog language server based on the Slang library.☆217May 1, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- The UVM written in Python☆537Apr 27, 2026Updated last week
- Icarus Verilog☆3,434Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆711Dec 14, 2025Updated 4 months ago
- A dependency management tool for hardware projects.☆365Apr 30, 2026Updated last week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,481May 2, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆964Apr 21, 2026Updated 2 weeks ago
- Modular hardware build system☆1,156Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago