SystemVerilog compiler and language services
☆1,097Jul 28, 2026Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆469Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- SystemVerilog design elaborator into word-level netlist form☆243Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆265Jul 22, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- A SystemVerilog language server based on the Slang library.☆285Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,779Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- SystemVerilog language server☆582Jul 20, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆534Jul 16, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,629Updated this week
- cocotb: Python-based chip (RTL) verification☆2,456Updated this week
- Circuit IR Compilers and Tools☆2,209Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 3 weeks ago
- magma circuits☆264Oct 19, 2024Updated last year
- The UVM written in Python☆561Updated this week
- high-performance RTL simulator☆195Updated this week
- Icarus Verilog☆3,556Updated this week
- Digital Design Equivalence Checking☆81Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆730Dec 14, 2025Updated 7 months ago
- ☆46Jul 17, 2026Updated last week
- A dependency management tool for hardware projects.☆380Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,792Updated this week