MikePopoloski / slangLinks
SystemVerilog compiler and language services
☆813Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,615Updated last week
- Common SystemVerilog components☆649Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆302Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆634Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆447Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- lowRISC Style Guides☆448Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆739Updated last year
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- The UVM written in Python☆449Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- SystemC Reference Implementation☆591Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆784Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆542Updated last year
- Code generation tool for control and status registers☆418Updated last week
- OpenSTA engine☆496Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago
- SystemVerilog language server☆523Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆816Updated 2 months ago