MikePopoloski / slang
SystemVerilog compiler and language services
☆584Updated this week
Related projects: ⓘ
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆353Updated this week
- SystemVerilog to Verilog conversion☆535Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆284Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,321Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆498Updated 2 weeks ago
- Common SystemVerilog components☆494Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆394Updated 9 months ago
- lowRISC Style Guides☆357Updated this week
- The UVM written in Python☆358Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆281Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆389Updated this week
- RISC-V Formal Verification Framework☆574Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,048Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆480Updated last year
- Random instruction generator for RISC-V processor verification☆997Updated 3 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆613Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆418Updated last month
- A Linux-capable RISC-V multicore for and by the world☆597Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆622Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆926Updated 2 months ago
- SystemC Reference Implementation☆469Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆425Updated 2 weeks ago
- Bus bridges and other odds and ends☆470Updated 8 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆838Updated 4 months ago
- OpenSTA engine☆402Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,002Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆266Updated 4 years ago
- SystemRDL 2.0 language compiler front-end☆226Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆243Updated last week
- SystemVerilog linter☆301Updated this week