SystemVerilog compiler and language services
☆1,151Sep 26, 2026Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,947Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆324Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,960Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 9 months ago
- SystemVerilog language server☆585Sep 14, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆552Sep 19, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,778Updated this week
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- Circuit IR Compilers and Tools☆2,244Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆241Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆685Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated 2 weeks ago
- magma circuits☆264Oct 19, 2024Updated last year
- The UVM written in Python☆570Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Icarus Verilog☆3,661Updated this week
- Digital Design Equivalence Checking☆111Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Updated this week
- ☆47Sep 8, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆393Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 2 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- XLS: Accelerated HW Synthesis☆1,905Updated this week