MikePopoloski / slangLinks
SystemVerilog compiler and language services
☆862Updated last week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,652Updated last month
- Common SystemVerilog components☆665Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆450Updated 7 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆658Updated last month
- An abstraction library for interfacing EDA tools☆716Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- lowRISC Style Guides☆461Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆753Updated last year
- The UVM written in Python☆468Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- SystemC Reference Implementation☆608Updated last month
- Bus bridges and other odds and ends☆593Updated 6 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆849Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- OpenSTA engine☆509Updated last week
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆560Updated 2 years ago