MikePopoloski / slangView external linksLinks
SystemVerilog compiler and language services
☆948Updated this week
Alternatives and similar repositories for slang
Users that are interested in slang are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- SystemVerilog frontend for Yosys☆196Feb 6, 2026Updated last week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆65Jan 18, 2025Updated last year
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆315Jun 30, 2025Updated 7 months ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- SystemVerilog language server☆560Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,031Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Feb 6, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- The UVM written in Python☆501Updated this week
- A SystemVerilog language server based on the Slang library.☆121Updated this week
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- Icarus Verilog☆3,324Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- A dependency management tool for hardware projects.☆345Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Modular hardware build system☆1,128Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Common SystemVerilog components☆706Feb 6, 2026Updated last week