Connectal is a framework for software-driven hardware development.
☆180Oct 16, 2023Updated 3 years ago
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 3 weeks ago
- ☆23Feb 23, 2016Updated 10 years ago
- P4-14/16 Bluespec Compiler☆92Apr 4, 2026Updated 6 months ago
- Bluespec Compiler (BSC)☆1,145Oct 3, 2026Updated 2 weeks ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A core language for rule-based hardware design 🦑☆189Dec 10, 2025Updated 10 months ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last month
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 3 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- ☆11Jan 2, 2026Updated 9 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆59Apr 27, 2017Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆393Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Main page☆132Jul 13, 2026Updated 3 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆76Jul 1, 2026Updated 3 months ago
- ☆18Jun 22, 2026Updated 3 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆43Sep 7, 2026Updated last month
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- This repository contains the Wireshark dissector generator from a P4 file input.☆15Mar 24, 2017Updated 9 years ago