cambridgehackers / connectalLinks
Connectal is a framework for software-driven hardware development.
☆175Updated 2 years ago
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- ☆88Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆217Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Example designs for FPGA Drive FMC☆268Updated 9 months ago
- This repo contains the Limago code☆87Updated 5 months ago