Connectal is a framework for software-driven hardware development.
☆181Oct 16, 2023Updated 3 years ago
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 3 weeks ago
- ☆22Feb 23, 2016Updated 10 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Bluespec Compiler (BSC)☆1,150Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- P4-14/16 Bluespec Compiler☆93Apr 4, 2026Updated 7 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- ☆11Updated this week
- The RIFFA development repository☆884Jun 11, 2024Updated 2 years ago
- Main page☆132Jul 13, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- ☆18Oct 27, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆59Apr 27, 2017Updated 9 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆38May 25, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆397Updated this week
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 8 years ago
- BSC Development Workstation (BDW)☆34Oct 16, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Nov 14, 2018Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- A library for PCIe Transaction Layer☆63Apr 27, 2022Updated 4 years ago