cambridgehackers / connectalLinks
Connectal is a framework for software-driven hardware development.
☆170Updated last year
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆87Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- PCI express simulation framework for Cocotb☆163Updated last month
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Chisel components for FPGA projects☆124Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year
- The Shang high-level synthesis framework☆119Updated 11 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- FuseSoC standard core library☆139Updated last week
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago