cambridgehackers / connectalLinks
Connectal is a framework for software-driven hardware development.
☆173Updated last year
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below
Sorting:
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- ☆88Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Recipe for FPGA cooking☆305Updated last year
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago