Connectal is a framework for software-driven hardware development.
☆178Oct 16, 2023Updated 2 years ago
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- ☆23Feb 23, 2016Updated 10 years ago
- P4-14/16 Bluespec Compiler☆91Dec 26, 2017Updated 8 years ago
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 4 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- The RIFFA development repository☆867Jun 11, 2024Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆57Apr 27, 2017Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Main page☆130Feb 12, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆98May 24, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆377Oct 19, 2023Updated 2 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 3 years ago
- simple commandline jtag stuff☆35May 26, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆18Jan 15, 2026Updated 2 months ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 7 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆66Mar 2, 2026Updated 3 weeks ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 6 months ago
- This repository contains the Wireshark dissector generator from a P4 file input.☆15Mar 24, 2017Updated 9 years ago