cambridgehackers / connectalView external linksLinks
Connectal is a framework for software-driven hardware development.
☆176Oct 16, 2023Updated 2 years ago
Alternatives and similar repositories for connectal
Users that are interested in connectal are comparing it to the libraries listed below
Sorting:
- ☆23Feb 23, 2016Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Bluespec Compiler (BSC)☆1,077Jan 28, 2026Updated 2 weeks ago
- P4-14/16 Bluespec Compiler☆89Dec 26, 2017Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Apr 27, 2017Updated 8 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A library for PCIe Transaction Layer☆61Apr 27, 2022Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- simple commandline jtag stuff☆35May 26, 2018Updated 7 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆65Dec 5, 2025Updated 2 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- Main page☆129Feb 12, 2020Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- ☆11Jan 2, 2026Updated last month
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 5 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Dec 23, 2025Updated last month
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Mar 3, 2025Updated 11 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago