RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆191Apr 4, 2026Updated 6 months ago
Alternatives and similar repositories for Toooba
Users that are interested in Toooba are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆172Jul 3, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆256Feb 24, 2025Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- ☆327Jan 23, 2026Updated 8 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- Main page☆132Jul 13, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,258Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,156Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆22Nov 3, 2025Updated 11 months ago
- VeeR EL2 Core☆346Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- VeeR EH2 core☆281Updated this week
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆123May 11, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated last week
- ☆42Oct 26, 2021Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year