bluespec / Toooba
RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆169Updated 7 months ago
Alternatives and similar repositories for Toooba:
Users that are interested in Toooba are comparing it to the libraries listed below
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- RISC-V Torture Test☆183Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- ☆168Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- RISC-V Formal Verification Framework☆129Updated this week
- Main page☆125Updated 5 years ago
- ☆85Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- Chisel Learning Journey☆108Updated last year
- Verilog Configurable Cache☆172Updated 3 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- VeeR EL2 Core☆266Updated this week
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- ☆310Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 5 months ago