bluespec / TooobaLinks
RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
☆179Updated 3 months ago
Alternatives and similar repositories for Toooba
Users that are interested in Toooba are comparing it to the libraries listed below
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- RISC-V Torture Test☆197Updated last year
- RISC-V Formal Verification Framework☆145Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Main page☆126Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- ☆182Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- ☆85Updated 2 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Chisel Learning Journey☆109Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- RISC-V System on Chip Template☆159Updated this week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago