Low Level Hardware Description — A foundation for building hardware design tools.
☆433Apr 20, 2022Updated 4 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆593Apr 30, 2026Updated last week
- Circuit IR Compilers and Tools☆2,107Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Apr 29, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 4 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fearless hardware design☆201Aug 20, 2025Updated 8 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Bluespec Compiler (BSC)☆1,103Apr 27, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A dependency management tool for hardware projects.☆365Updated this week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog compiler and language services☆1,027Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated 3 weeks ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,591Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆290Jun 2, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,658Apr 29, 2026Updated last week
- Sail architecture definition language☆868Apr 24, 2026Updated last week
- Haskell library for hardware description☆106Aug 18, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆96Updated this week
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year