fabianschuiki / llhdLinks
Low Level Hardware Description — A foundation for building hardware design tools.
☆421Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆262Updated 2 months ago
- An HDL embedded in Rust.☆200Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated this week
- The LLHD reference simulator.☆39Updated 5 years ago
- Fearless hardware design☆179Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- A dependency management tool for hardware projects.☆322Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- SystemVerilog linter☆359Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 3 weeks ago
- Bluespec Compiler (BSC)☆1,043Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆273Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆373Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 4 months ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Main page☆128Updated 5 years ago
- magma circuits☆261Updated 11 months ago
- Verilator Porcelain☆48Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆86Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆470Updated 2 weeks ago
- ☆103Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- Sail RISC-V model☆607Updated this week
- FOSS Flow For FPGA☆405Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 10 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆304Updated this week