fabianschuiki / llhd

Related projects ⓘ

Alternatives and complementary repositories for llhd

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆247Updated last year
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆496Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated 11 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆246Updated 2 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆405Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆456Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆356Updated last year
• cucapra / filament
  Fearless hardware design
  ☆160Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆314Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆212Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆229Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆584Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆134Updated 3 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆36Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 7 months ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆249Updated 3 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆275Updated this week
• BSVLang / Main
  Main page
  ☆126Updated 4 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆403Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆215Updated last month
• phanrahan / magma
  magma circuits
  ☆251Updated 3 weeks ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆309Updated 2 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆379Updated 3 weeks ago
• ucb-bar / berkeley-hardfloat
  ☆291Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆620Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆729Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆363Updated this week
• SpinalHDL / NaxRiscv
  ☆269Updated last month