fabianschuiki / llhdLinks
Low Level Hardware Description — A foundation for building hardware design tools.
☆421Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆263Updated 2 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆544Updated this week
- An HDL embedded in Rust.☆199Updated last year
- A dependency management tool for hardware projects.☆316Updated last month
- The LLHD reference simulator.☆39Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 5 months ago
- Fearless hardware design☆178Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- SystemVerilog linter☆356Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Bluespec Compiler (BSC)☆1,039Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆273Updated last year
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆304Updated 2 weeks ago
- magma circuits☆261Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆466Updated 3 weeks ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- Sail RISC-V model☆597Updated last week
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- FOSS Flow For FPGA☆403Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- Veryl: A Modern Hardware Description Language☆774Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- A fast VHDL language server and analysis library written in Rust☆421Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Updated 4 years ago