fabianschuiki / llhdView external linksLinks
Low Level Hardware Description — A foundation for building hardware design tools.
☆426Apr 20, 2022Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,031Updated this week
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- ☆104Jun 27, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Feb 6, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- SystemVerilog compiler and language services☆948Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago
- Bluespec Compiler (BSC)☆1,077Jan 28, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- Fearless hardware design☆194Aug 20, 2025Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A dependency management tool for hardware projects.☆345Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,582Updated this week
- Sail architecture definition language☆841Feb 6, 2026Updated last week
- An abstraction library for interfacing EDA tools☆750Updated this week
- Veryl: A Modern Hardware Description Language☆882Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week