Low Level Hardware Description — A foundation for building hardware design tools.
☆434Apr 20, 2022Updated 4 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆596May 10, 2026Updated 2 weeks ago
- Circuit IR Compilers and Tools☆2,129May 19, 2026Updated last week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 4 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 5 months ago
- XLS: Accelerated HW Synthesis☆1,493Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Test suite designed to check compliance with the SystemVerilog standard.☆375May 20, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,464Updated this week
- Fearless hardware design☆203Aug 20, 2025Updated 9 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Bluespec Compiler (BSC)☆1,111May 15, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A dependency management tool for hardware projects.☆370Updated this week
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,049Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated last month
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated last year
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,597Updated this week
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Sail architecture definition language☆883Updated this week
- Haskell library for hardware description☆106Aug 18, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97May 19, 2026Updated last week
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year