Low Level Hardware Description — A foundation for building hardware design tools.
☆432Apr 20, 2022Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- Circuit IR Compilers and Tools☆2,082Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Apr 10, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 3 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- XLS: Accelerated HW Synthesis☆1,469Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Fearless hardware design☆200Aug 20, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Bluespec Compiler (BSC)☆1,096Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆1,000Updated this week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dependency management tool for hardware projects.☆361Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Updated this week
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,591Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Sail architecture definition language☆861Updated this week
- nextpnr portable FPGA place and route tool☆1,647Apr 9, 2026Updated last week
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆94Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 9 months ago
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year