fabianschuiki / llhdLinks
Low Level Hardware Description — A foundation for building hardware design tools.
☆415Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆259Updated last year
- An HDL embedded in Rust.☆198Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆532Updated this week
- Fearless hardware design☆176Updated last month
- A dependency management tool for hardware projects.☆304Updated 2 weeks ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- The LLHD reference simulator.☆38Updated 4 years ago
- magma circuits☆261Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,015Updated 3 weeks ago
- Sail RISC-V model☆552Updated this week
- SystemVerilog linter☆346Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated this week
- ☆326Updated 8 months ago
- Hardware Description Languages☆1,036Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- FOSS Flow For FPGA☆389Updated 4 months ago
- A 32-bit RISC-V soft processor☆311Updated 3 months ago
- VRoom! RISC-V CPU☆502Updated 9 months ago