Low Level Hardware Description — A foundation for building hardware design tools.
☆437Apr 20, 2022Updated 4 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- The LLHD reference simulator.☆40Aug 26, 2020Updated 6 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- Circuit IR Compilers and Tools☆2,256Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆231Aug 31, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last month
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- Yosys Open SYnthesis Suite☆4,805Updated this week
- XLS: Accelerated HW Synthesis☆1,955Updated this week
- Fearless hardware design☆214Jul 23, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆39Sep 17, 2021Updated 5 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- SystemVerilog compiler and language services☆1,163Updated this week
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated 2 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,620Updated this week
- Sail architecture definition language☆956Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Haskell library for hardware description☆107Aug 18, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆292Jun 2, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year