Low Level Hardware Description — A foundation for building hardware design tools.
☆434Apr 20, 2022Updated 4 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆607Updated this week
- Circuit IR Compilers and Tools☆2,207Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆223Aug 31, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- XLS: Accelerated HW Synthesis☆1,519Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆382Updated this week
- Fearless hardware design☆205Updated this week
- Yosys Open SYnthesis Suite☆4,627Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Bluespec Compiler (BSC)☆1,132Jul 18, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,093Updated this week
- A dependency management tool for hardware projects.☆379Updated this week
- high-performance RTL simulator☆195Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆445Jul 1, 2021Updated 5 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,599Updated this week
- Sail architecture definition language☆908Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Haskell library for hardware description☆106Aug 18, 2025Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,711Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year