Low Level Hardware Description — A foundation for building hardware design tools.
☆429Apr 20, 2022Updated 3 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,071Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- An HDL embedded in Rust.☆203Nov 15, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fearless hardware design☆200Aug 20, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- SystemVerilog compiler and language services☆989Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A dependency management tool for hardware projects.☆357Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Mar 12, 2026Updated 2 weeks ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,588Mar 20, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,636Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- Sail architecture definition language☆853Mar 20, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated 2 weeks ago