Low Level Hardware Description — A foundation for building hardware design tools.
☆436Apr 20, 2022Updated 4 years ago
Alternatives and similar repositories for llhd
Users that are interested in llhd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆610Updated this week
- Circuit IR Compilers and Tools☆2,219Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆223Aug 31, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆182Dec 10, 2025Updated 8 months ago
- XLS: Accelerated HW Synthesis☆1,821Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,672Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bluespec Compiler (BSC)☆1,137Aug 3, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- SystemVerilog compiler and language services☆1,115Updated this week
- A dependency management tool for hardware projects.☆384Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,606Updated this week
- Sail architecture definition language☆917Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,728Updated this week
- An abstraction library for interfacing EDA tools☆788Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year