Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
☆17Jul 17, 2016Updated 9 years ago
Alternatives and similar repositories for Bluespec_BSV_Formal_Semantics
Users that are interested in Bluespec_BSV_Formal_Semantics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- ☆21Aug 1, 2015Updated 10 years ago
- ☆18Jul 12, 2024Updated last year
- A formal semantics of the RISC-V ISA in Haskell☆175Aug 13, 2023Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 10 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆115Mar 29, 2016Updated 10 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16May 10, 2017Updated 9 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Minimal RISC Extensions for Isolated Execution☆54Jul 11, 2019Updated 6 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- ☆17Jun 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- Main page☆133Feb 12, 2020Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 10 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 months ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago