rsnikhil/Bluespec_BSV_Formal_Semantics external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

rsnikhil/Bluespec_BSV_Formal_Semantics

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/rsnikhil/Bluespec_BSV_Formal_Semantics)

Close

rsnikhil / Bluespec_BSV_Formal_SemanticsView on GitHubMore

• External links
• Readme badge

Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document

☆18Jul 17, 2016Updated 9 years ago

Alternatives and similar repositories for Bluespec_BSV_Formal_Semantics

Users that are interested in Bluespec_BSV_Formal_Semantics are comparing it to the libraries listed below

• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV

  View on GitHub
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Sep 15, 2017Updated 8 years ago
• rsnikhil / goParseBSV

  View on GitHub
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆14Dec 20, 2016Updated 9 years ago
• CTSRD-CHERI / bluecheck

  View on GitHub
  A generic test bench written in Bluespec
  ☆57Dec 15, 2020Updated 5 years ago
• iscas-tis / CHA

  View on GitHub
  ☆19Jul 12, 2024Updated last year
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• jeffreycassidy / BlueLink

  View on GitHub
  Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
  ☆11May 25, 2016Updated 9 years ago
• mtikekar / vim-bsv

  View on GitHub
  Vim plugin for Bluespec SystemVerilog (BSV)
  ☆11Nov 8, 2020Updated 5 years ago
• masc-ucsc / anubis

  View on GitHub
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Dec 15, 2020Updated 5 years ago
• pheaver / netlist-verilog

  View on GitHub
  Netlist and Verilog Haskell Package
  ☆19Nov 21, 2010Updated 15 years ago
• IBM / esp-chisel-accelerators

  View on GitHub
  Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
  ☆24Feb 1, 2020Updated 6 years ago
• CTSRD-CHERI / beri

  View on GitHub
  The BERI and CHERI processor and hardware platform
  ☆50Mar 27, 2017Updated 8 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• meiersi / scyther-proof

  View on GitHub
  A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.
  ☆18Jun 21, 2015Updated 10 years ago
• CTSRD-CHERI / garnet

  View on GitHub
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆13Jan 4, 2021Updated 5 years ago
• masc-ucsc / fluid

  View on GitHub
  Fluid Pipelines
  ☆11May 4, 2018Updated 7 years ago
• CTSRD-CHERI / BlueStuff

  View on GitHub
  A Bluespec SystemVerilog library of miscellaneous components
  ☆18Apr 14, 2025Updated 10 months ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• CTSRD-CHERI / RVBS

  View on GitHub
  RISC-V BSV Specification
  ☆23Jan 18, 2020Updated 6 years ago
• ku-fpg / kansas-lava

  View on GitHub
  Kansas Lava
  ☆50Oct 6, 2019Updated 6 years ago
• humane-software / haskell-bdd

  View on GitHub
  A domain-specific language for testing programs using Behavior-Driven Development (BDD) process in Haskell
  ☆19Dec 20, 2014Updated 11 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• B-Lang-org / bsc-contrib

  View on GitHub
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆38Feb 16, 2026Updated 2 weeks ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 5 years ago
• xprova / netlist-graph

  View on GitHub
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Jan 9, 2017Updated 9 years ago
• SRI-CSL / l3riscv

  View on GitHub
  An executable specification of the RISCV ISA in L3.
  ☆42Mar 1, 2019Updated 7 years ago
• cristian-mattarei / CoSA

  View on GitHub
  CoreIR Symbolic Analyzer
  ☆75Oct 27, 2020Updated 5 years ago
• rsnikhil / Bluespec_BSV_Tutorial

  View on GitHub
  Bluespec BSV HLHDL tutorial
  ☆111Mar 29, 2016Updated 9 years ago
• braibant / Synthesis

  View on GitHub
  ☆21Aug 1, 2015Updated 10 years ago
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• y-t-bot / opensea-instant-outbidder-bidding-bot

  View on GitHub
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆100Jan 17, 2023Updated 3 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• mit-plv / riscv-semantics

  View on GitHub
  A formal semantics of the RISC-V ISA in Haskell
  ☆173Aug 13, 2023Updated 2 years ago
• chiselverify / vhdl2verilog

  View on GitHub
  ☆19Aug 30, 2020Updated 5 years ago
• lnls-dig / general-cores

  View on GitHub
  general-cores
  ☆21Jul 16, 2025Updated 7 months ago
• ucb-art / craft2-chip

  View on GitHub
  Craft 2 top-level repository
  ☆14May 15, 2019Updated 6 years ago
• htfab / rotfpga

  View on GitHub
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆24Nov 15, 2021Updated 4 years ago
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Jan 21, 2026Updated last month
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago