rsnikhil / Bluespec_BSV_Formal_Semantics
Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
☆18Updated 8 years ago
Alternatives and similar repositories for Bluespec_BSV_Formal_Semantics:
Users that are interested in Bluespec_BSV_Formal_Semantics are comparing it to the libraries listed below
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated last month
- RISC-V BSV Specification☆20Updated 5 years ago
- RTLCheck☆21Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 5 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Fluid Pipelines☆11Updated 6 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 4 years ago
- A generic test bench written in Bluespec☆51Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Netlist and Verilog Haskell Package☆18Updated 14 years ago
- Verilog development and verification project for HOL4☆26Updated 5 months ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- ☆21Updated 9 years ago
- Verilog AST☆21Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated this week
- ☆23Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Libre Silicon Compiler☆23Updated 4 years ago