Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
☆17Jul 17, 2016Updated 10 years ago
Alternatives and similar repositories for Bluespec_BSV_Formal_Semantics
Users that are interested in Bluespec_BSV_Formal_Semantics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- ☆21Aug 1, 2015Updated 11 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- A formal semantics of the RISC-V ISA in Haskell☆177Aug 13, 2023Updated 3 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- ☆19Aug 30, 2020Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- ☆11May 26, 2020Updated 6 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Minimal RISC Extensions for Isolated Execution☆55Jul 11, 2019Updated 7 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Epiphany design verification infrastructure☆13Sep 8, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆20Jun 21, 2015Updated 11 years ago