B-Lang-org / bdwLinks
BSC Development Workstation (BDW)
☆32Updated 2 weeks ago
Alternatives and similar repositories for bdw
Users that are interested in bdw are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 3 weeks ago
- ☆57Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated last week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- FPGA tool performance profiling☆103Updated last year
- Useful utilities for BAR projects☆32Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆38Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- ☆58Updated 7 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago