BSC Development Workstation (BDW)
☆34Oct 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for bdw
Users that are interested in bdw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 3 weeks ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- Main page☆132Jul 13, 2026Updated 3 months ago
- ☆11Jan 2, 2026Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bluespec Compiler (BSC)☆1,150Oct 29, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 9 months ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- An example that shows how to map a design to a custom cell library.☆16Mar 28, 2023Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- ☆16Sep 14, 2020Updated 6 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…☆13Nov 15, 2021Updated 4 years ago
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆20Oct 24, 2026Updated 2 weeks ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- ☆12May 20, 2021Updated 5 years ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- ☆93Updated this week
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆52Jan 16, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Sail x86 model automatically translated from the ACL2 model☆15Nov 29, 2024Updated last year