B-Lang-org / bdwView external linksLinks
BSC Development Workstation (BDW)
☆32Nov 9, 2025Updated 3 months ago
Alternatives and similar repositories for bdw
Users that are interested in bdw are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- Main page☆32Feb 12, 2020Updated 6 years ago
- Main page☆129Feb 12, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆331Jan 23, 2022Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Intel Compiler for SystemC☆27Jun 1, 2023Updated 2 years ago
- Bluespec Compiler (BSC)☆1,077Jan 28, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆11Jan 2, 2026Updated last month
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- ☆20Sep 24, 2025Updated 4 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- BAG framework☆41Jul 24, 2024Updated last year
- ☆43May 26, 2018Updated 7 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago