B-Lang-org / bdw
BSC Development Workstation (BDW)
☆27Updated this week
Related projects: ⓘ
- A place to share libraries and utilities that don't belong in the core bsc repo☆31Updated this week
- ☆51Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- A SystemVerilog source file pickler.☆49Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 3 weeks ago
- ☆35Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆13Updated 3 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- An automatic clock gating utility☆40Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- 👾 Design ∪ Hardware☆72Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- The multi-core cluster of a PULP system.☆55Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Software☆17Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- ☆11Updated 3 years ago
- A home for Genesis2 sources.☆36Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- ☆39Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- ☆17Updated last week
- YosysHQ SVA AXI Properties☆29Updated last year
- ☆68Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 3 years ago
- OmniXtend cache coherence protocol☆76Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago