Alternatives and similar repositories for xls:

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,713Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆901Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,436Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆905Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆660Updated 3 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,027Updated 3 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,722Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,603Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆656Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆857Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,233Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,468Updated last month
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,864Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆381Updated 3 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆514Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,674Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆882Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆538Updated last week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆969Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆982Updated 5 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,052Updated 4 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,042Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆396Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,357Updated this week
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆478Updated last month
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆665Updated 7 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆862Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆735Updated 5 months ago