XLS: Accelerated HW Synthesis
☆1,967Oct 29, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,269Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- Yosys Open SYnthesis Suite☆4,854Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Bluespec Compiler (BSC)☆1,149Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog compiler and language services☆1,173Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated last month
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- Modular hardware build system☆1,239Updated this week
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PandA-bambu public repository☆358Updated this week
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Build your hardware, easily!☆4,178Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,770Jul 21, 2026Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,117Sep 18, 2026Updated last month
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,238Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An Open-source FPGA IP Generator☆1,165Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆249Updated this week
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆171Oct 9, 2026Updated 3 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month