XLS: Accelerated HW Synthesis
☆1,492May 18, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,129Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆595May 10, 2026Updated last week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,443Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- Bluespec Compiler (BSC)☆1,108Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- SystemVerilog compiler and language services☆1,039Updated this week
- PandA-bambu public repository☆327Feb 10, 2026Updated 3 months ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,787Mar 25, 2026Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆719Updated this week
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆189Mar 8, 2026Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 4 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,524Oct 28, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆375Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226May 13, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Modular hardware build system☆1,158Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆241Dec 8, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,413May 12, 2026Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆549Feb 26, 2026Updated 2 months ago
- Build your hardware, easily!☆3,884Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,099Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆317Mar 6, 2026Updated 2 months ago