XLS: Accelerated HW Synthesis
☆1,428Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below
Sorting:
- Circuit IR Compilers and Tools☆2,044Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- Bluespec Compiler (BSC)☆1,079Feb 16, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆961Updated this week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- PandA-bambu public repository☆314Feb 10, 2026Updated 2 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,430Oct 28, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- Modular hardware build system☆1,130Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- An Open-source FPGA IP Generator☆1,051Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆542Feb 18, 2026Updated last week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- Build your hardware, easily!☆3,739Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago