XLS: Accelerated HW Synthesis
☆1,898Sep 19, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,239Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆615Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Yosys Open SYnthesis Suite☆4,761Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆302Sep 2, 2026Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,142Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,938Updated this week
- Vitis HLS LLVM source code and examples☆416Aug 4, 2026Updated last month
- PandA-bambu public repository☆352Updated this week
- A scalable High-Level Synthesis framework on MLIR☆303May 15, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,144Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,940Mar 25, 2026Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verification☆2,510Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,786Sep 11, 2026Updated last week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆749Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,713Jul 21, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆389Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,267Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AutoSA: Polyhedral-Based Systolic Array Compiler☆246Dec 8, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 8 months ago
- An abstraction library for interfacing EDA tools☆795Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,935Updated this week
- Modular hardware build system☆1,215Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,390Sep 13, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,089Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆565Feb 26, 2026Updated 6 months ago
- An Open-source FPGA IP Generator☆1,153Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Sep 10, 2026Updated last week
- Hardware Description Languages☆1,171Jul 9, 2026Updated 2 months ago
- Build your hardware, easily!☆4,111Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆326Aug 7, 2026Updated last month