google / xls

Related projects ⓘ

Alternatives and complementary repositories for xls

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,670Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,000Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆861Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,372Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,437Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆379Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,307Updated 3 weeks ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆470Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆952Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆622Updated this week
• vortexgpgpu / vortex
  ☆1,234Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆966Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated last week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆387Updated 2 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆498Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,545Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆522Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆643Updated last month
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆884Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆599Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,202Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,641Updated this week
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆435Updated 3 years ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,351Updated 3 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,488Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆820Updated 4 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆832Updated 4 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆616Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,739Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆584Updated 2 years ago