Alternatives and similar repositories for xls

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆2,025Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆994Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆763Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆758Updated 3 weeks ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,762Updated last month
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆580Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,076Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated last week
• vortexgpgpu / vortex
  ☆1,877Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆922Updated 2 years ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆641Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆568Updated 3 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆893Updated 2 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,248Updated 4 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,128Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆941Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 4 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,067Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,176Updated 8 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,067Updated 2 weeks ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆515Updated last year
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆543Updated 10 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆623Updated 3 years ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆640Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆748Updated 2 weeks ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆445Updated 5 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆1,000Updated 3 weeks ago