Alternatives and similar repositories for xls

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,807Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆926Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆987Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,532Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,868Updated this week
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,477Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆700Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆690Updated 2 weeks ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,075Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,967Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,798Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆740Updated 8 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,836Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,010Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,428Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,028Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆740Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆439Updated 2 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆899Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,886Updated last week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆653Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆992Updated 5 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,781Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆387Updated 7 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,113Updated 3 months ago