google / xlsLinks
XLS: Accelerated HW Synthesis
☆1,350Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below
Sorting:
- Circuit IR Compilers and Tools☆1,908Updated this week
- Modular hardware build system☆1,086Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆964Updated 3 months ago
- Bluespec Compiler (BSC)☆1,043Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,634Updated 3 weeks ago
- The OpenPiton Platform☆730Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆524Updated 5 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,100Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,966Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,628Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated this week
- ☆1,665Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆734Updated last month
- SystemVerilog compiler and language services☆833Updated last week
- Flexible Intermediate Representation for RTL☆747Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- Working draft of the proposed RISC-V V vector extension☆1,046Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,970Updated 4 months ago
- An abstraction library for interfacing EDA tools☆712Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,168Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆605Updated last week
- An open-source static random access memory (SRAM) compiler.☆951Updated 2 months ago
- VeeR EH1 core☆896Updated 2 years ago
- Hardware Description Languages☆1,067Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,641Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆527Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,083Updated this week
- Vitis HLS LLVM source code and examples☆395Updated 11 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆429Updated 3 weeks ago
- SystemC Reference Implementation☆605Updated 3 months ago