XLS: Accelerated HW Synthesis
☆1,815Aug 9, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,213Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆607Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,656Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆300Jul 23, 2026Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,136Aug 3, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- Vitis HLS LLVM source code and examples☆413Updated this week
- PandA-bambu public repository☆350Updated this week
- A scalable High-Level Synthesis framework on MLIR☆299May 15, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,105Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,892Mar 25, 2026Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cocotb: Python-based chip (RTL) verification☆2,470Aug 3, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆741Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆193Mar 8, 2026Updated 5 months ago
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,256Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,647Jul 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- An abstraction library for interfacing EDA tools☆784Updated this week
- Modular hardware build system☆1,195Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,064Jul 16, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆560Feb 26, 2026Updated 5 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Jun 18, 2026Updated last month
- Hardware Description Languages☆1,165Jul 9, 2026Updated last month
- Build your hardware, easily!☆4,034Updated this week
- An Open-source FPGA IP Generator☆1,131Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week