Alternatives and similar repositories for xls

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,865Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,057Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,595Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆393Updated 9 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆542Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆948Updated last month
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,031Updated 3 weeks ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,091Updated 4 months ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆512Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆718Updated 3 months ago
• vortexgpgpu / vortex
  ☆1,602Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆721Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,050Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,124Updated last week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆422Updated 3 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆704Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆964Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆847Updated 6 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,313Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆667Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆593Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,915Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆795Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,595Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,144Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆885Updated 2 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆469Updated last year
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,046Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆652Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆445Updated 4 months ago