XLS: Accelerated HW Synthesis
☆1,434Mar 17, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below
Sorting:
- Circuit IR Compilers and Tools☆2,065Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆587Updated this week
- Yosys Open SYnthesis Suite☆4,333Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated last week
- Bluespec Compiler (BSC)☆1,082Feb 16, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- PandA-bambu public repository☆314Feb 10, 2026Updated last month
- SystemVerilog compiler and language services☆985Updated this week
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆707Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,450Oct 28, 2024Updated last year
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- Modular hardware build system☆1,131Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆465Nov 4, 2025Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆544Feb 26, 2026Updated 3 weeks ago
- Build your hardware, easily!☆3,773Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated last week
- An Open-source FPGA IP Generator☆1,058Mar 13, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Mar 8, 2026Updated last week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago