Alternatives and similar repositories for xls

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,998Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,118Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆985Updated 7 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,070Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆759Updated 3 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆756Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,103Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,146Updated 3 weeks ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆540Updated 9 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,741Updated 3 weeks ago
• vortexgpgpu / vortex
  ☆1,864Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 3 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆575Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,297Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆919Updated 2 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,224Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,741Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆739Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆634Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆890Updated 2 months ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,065Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,733Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆558Updated 3 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,190Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆871Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆694Updated last month
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆441Updated 4 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆988Updated 3 months ago