XLS: Accelerated HW Synthesis
☆1,514Jul 20, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,199Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆606Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Oct 30, 2025Updated 8 months ago
- Bluespec Compiler (BSC)☆1,133Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- Vitis HLS LLVM source code and examples☆412Updated this week
- PandA-bambu public repository☆344Updated this week
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,089Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,867Mar 25, 2026Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,729Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆737Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,250Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,603Oct 28, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- Modular hardware build system☆1,187Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,053Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆557Feb 26, 2026Updated 4 months ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,427Jun 18, 2026Updated last month
- Build your hardware, easily!☆3,998Updated this week
- An Open-source FPGA IP Generator☆1,125Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week