Alternatives and similar repositories for xls

Users that are interested in xls are comparing it to the libraries listed below

• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,984Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,116Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆983Updated 6 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,723Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,139Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆753Updated last month
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆571Updated this week
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆540Updated 9 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆751Updated 3 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,071Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆628Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,082Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆733Updated last week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,197Updated this week
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆867Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆438Updated 4 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,581Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,380Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,714Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,712Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆693Updated this week
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆395Updated 2 months ago
• vortexgpgpu / vortex
  ☆1,829Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,040Updated 3 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆889Updated last month
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆503Updated last year
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,087Updated 5 months ago