XLS: Accelerated HW Synthesis
☆1,464Apr 7, 2026Updated this week
Alternatives and similar repositories for xls
Users that are interested in xls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Circuit IR Compilers and Tools☆2,080Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆589Mar 29, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,385Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Bluespec Compiler (BSC)☆1,091Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 6 months ago
- SystemVerilog compiler and language services☆1,002Updated this week
- PandA-bambu public repository☆320Feb 10, 2026Updated last month
- A scalable High-Level Synthesis framework on MLIR☆294May 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆714Mar 28, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,626Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆432Apr 20, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆187Mar 8, 2026Updated last month
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,472Oct 28, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Build Customized FPGA Implementations for Vivado☆365Updated this week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Modular hardware build system☆1,142Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,975Mar 16, 2026Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Jan 5, 2026Updated 3 months ago
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆548Feb 26, 2026Updated last month
- An Open-source FPGA IP Generator☆1,073Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- Hardware Description Languages☆1,140Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month