CTSRD-CHERI / bluecheck
A generic test bench written in Bluespec
☆45Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for bluecheck
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Main page☆125Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Hardware generator debugger☆71Updated 9 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- Mutation Cover with Yosys (MCY)☆77Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- RISC-V Formal Verification Framework☆111Updated last month
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆96Updated last week
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- Testing processors with Random Instruction Generation☆29Updated last month
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- ☆23Updated 3 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A dynamic verification library for Chisel.☆142Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆54Updated 2 months ago
- high-performance RTL simulator☆140Updated 5 months ago
- RISC-V BSV Specification☆17Updated 4 years ago
- ☆101Updated 2 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week