A generic test bench written in Bluespec
☆57Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for bluecheck
Users that are interested in bluecheck are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆96Oct 17, 2025Updated 5 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Docker container with the LaTeX TU Darmstadt corporate design preinstalled☆12Nov 17, 2019Updated 6 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Main page☆130Feb 12, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆165Nov 20, 2025Updated 4 months ago
- ☆21Aug 1, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆18Jul 12, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last month
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆174Aug 13, 2023Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 10 years ago
- The Task Parallel System Composer (TaPaSCo)☆124Mar 20, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 6 months ago
- Equivalence checking with Yosys☆58Mar 19, 2026Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 3 weeks ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year