A generic test bench written in Bluespec
☆57Dec 15, 2020Updated 5 years ago
Alternatives and similar repositories for bluecheck
Users that are interested in bluecheck are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆102Oct 17, 2025Updated 8 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec Compiler (BSC)☆1,118Jun 11, 2026Updated last week
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 6 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated 3 weeks ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Main page☆133Feb 12, 2020Updated 6 years ago
- Main page☆33Feb 12, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167May 26, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Aug 1, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆18Jul 12, 2024Updated last year
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BSC Development Workstation (BDW)☆33May 1, 2026Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 7 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆116Mar 29, 2016Updated 10 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 9 months ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Haskell library for hardware description☆106Aug 18, 2025Updated 10 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- Testing processors with Random Instruction Generation☆59Jan 13, 2026Updated 5 months ago