CTSRD-CHERI / bluecheckLinks
A generic test bench written in Bluespec
☆54Updated 4 years ago
Alternatives and similar repositories for bluecheck
Users that are interested in bluecheck are comparing it to the libraries listed below
Sorting:
- Main page☆128Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- ☆23Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- ☆103Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Hardware generator debugger☆75Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Mutation Cover with Yosys (MCY)☆86Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Testing processors with Random Instruction Generation☆45Updated last month
- RISC-V Formal Verification Framework☆145Updated last week
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- Chisel/Firrtl execution engine☆153Updated last year
- RISC-V BSV Specification☆21Updated 5 years ago
- A core language for rule-based hardware design 🦑☆159Updated 2 months ago
- Verilog development and verification project for HOL4☆27Updated 4 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆83Updated last month
- Python wrapper for verilator model☆88Updated last year
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- A tool for synthesizing Verilog programs☆98Updated this week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month