A generic test bench written in Bluespec
☆57Aug 26, 2026Updated last month
Alternatives and similar repositories for bluecheck
Users that are interested in bluecheck are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 4 months ago
- Testing processors with Random Instruction Generation☆62Aug 21, 2026Updated last month
- A tool to run litmus tests on bare-metal hardware☆14Mar 13, 2017Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆108Jul 3, 2026Updated 2 months ago
- Bluespec Compiler (BSC)☆1,142Updated this week
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Docker container with the LaTeX TU Darmstadt corporate design preinstalled☆12Nov 17, 2019Updated 6 years ago
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 9 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 2 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Main page☆132Jul 13, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Main page☆35Feb 12, 2020Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆170Sep 17, 2026Updated last week
- ☆21Aug 1, 2015Updated 11 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- BSC Development Workstation (BDW)☆34May 1, 2026Updated 4 months ago
- ☆11Jan 2, 2026Updated 8 months ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- ☆15Feb 6, 2021Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆128Jun 23, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆177Aug 13, 2023Updated 3 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- Equivalence checking with Yosys☆64Sep 16, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago