Alternatives and similar repositories for blarney

Users that are interested in blarney are comparing it to the libraries listed below

• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆62Updated 6 months ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• bittide / bittide-hardware
  ☆24Updated this week
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated 2 years ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆32Updated 3 weeks ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆173Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆164Updated 2 months ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆23Updated last month
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 10 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆36Updated 7 years ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆50Updated 6 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆31Updated last year
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆28Updated 9 months ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆77Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated 2 months ago
• clash-lang / clash-protocols
  a battery-included library for dataflow protocols
  ☆24Updated this week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆58Updated 4 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆14Updated 9 years ago
• expipiplus1 / clash-wavedrom
  ☆17Updated 2 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆28Updated 3 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated last month
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆26Updated 6 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• wyager / HaSKI
  Cλash/Haskell FPGA-based SKI calculus evaluator
  ☆51Updated 10 years ago