blarney-lang / blarneyLinks
Haskell library for hardware description
☆104Updated 2 months ago
Alternatives and similar repositories for blarney
Users that are interested in blarney are comparing it to the libraries listed below
Sorting:
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆60Updated 2 months ago
- ☆22Updated this week
- A collection of reusable Clash designs/examples☆53Updated last year
- ☆30Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- ☆21Updated 10 years ago
- Projects to get started with Clash☆30Updated 2 months ago
- Generate interface between Clash and Verilator☆22Updated last year
- A special-purpose processor for pure, non-strict functional languages☆30Updated 9 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- Kansas Lava☆49Updated 6 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- On going experiments with Clash☆22Updated 10 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- A core language for rule-based hardware design 🦑☆162Updated 2 weeks ago
- 32-bit RISC-V Emulator☆26Updated 6 years ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- A generic test bench written in Bluespec☆56Updated 4 years ago
- ☆17Updated last year
- a battery-included library for dataflow protocols☆22Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Inline, type safe X86-64 assembly programming in Agda☆70Updated 6 years ago
- Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH☆48Updated 2 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 4 years ago