blarney-lang / blarney
Haskell library for hardware description
☆102Updated 3 months ago
Alternatives and similar repositories for blarney:
Users that are interested in blarney are comparing it to the libraries listed below
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 6 years ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- ☆29Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆99Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- ☆19Updated this week
- Generate interface between Clash and Verilator☆22Updated 10 months ago
- A collection of reusable Clash designs/examples☆49Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆149Updated 5 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆71Updated 2 years ago
- ☆21Updated 9 years ago
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- Kansas Lava☆46Updated 5 years ago
- A special-purpose processor for pure, non-strict functional languages☆28Updated 2 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- Projects to get started with Clash☆27Updated 2 months ago
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- Verilog development and verification project for HOL4☆25Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- 32-bit RISC-V Emulator☆23Updated 6 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 3 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- RISC-V Specification in Coq☆111Updated last month
- Inline, type safe X86-64 assembly programming in Agda☆68Updated 6 years ago
- A generic test bench written in Bluespec☆50Updated 4 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago