blarney-lang / blarneyLinks
Haskell library for hardware description
☆106Updated 5 months ago
Alternatives and similar repositories for blarney
Users that are interested in blarney are comparing it to the libraries listed below
Sorting:
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Galois RISC-V ISA Formal Tools☆62Updated 5 months ago
- ☆23Updated this week
- ☆30Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Projects to get started with Clash☆32Updated last week
- A collection of reusable Clash designs/examples☆53Updated last year
- Generate interface between Clash and Verilator☆23Updated last month
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- ☆21Updated 10 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Updated 3 years ago
- A special-purpose processor for pure, non-strict functional languages☆31Updated last year
- Kansas Lava☆50Updated 6 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- A core language for rule-based hardware design 🦑☆170Updated last month
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14Updated 9 years ago
- Verilog development and verification project for HOL4☆27Updated 9 months ago
- On going experiments with Clash☆22Updated 10 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 4 months ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 4 years ago
- a battery-included library for dataflow protocols☆23Updated 2 weeks ago
- Cλash/Haskell FPGA-based SKI calculus evaluator☆51Updated 10 years ago
- ☆17Updated 2 years ago
- 32-bit RISC-V Emulator☆26Updated 6 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Updated 3 years ago