blarney-lang / blarneyLinks
Haskell library for hardware description
☆104Updated last month
Alternatives and similar repositories for blarney
Users that are interested in blarney are comparing it to the libraries listed below
Sorting:
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- ☆30Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆60Updated last month
- ☆22Updated this week
- A collection of reusable Clash designs/examples☆53Updated last year
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- ☆21Updated 10 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 2 months ago
- A special-purpose processor for pure, non-strict functional languages☆30Updated 9 months ago
- Kansas Lava☆49Updated 6 years ago
- On going experiments with Clash☆22Updated 9 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- Projects to get started with Clash☆30Updated last month
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- A core language for rule-based hardware design 🦑☆161Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 3 weeks ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- a battery-included library for dataflow protocols☆22Updated last week
- ☆17Updated last year
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 9 years ago
- Where Lions Roam: Haskell & Hardware on VELDT☆22Updated last month
- 32-bit RISC-V Emulator☆26Updated 6 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- A generic test bench written in Bluespec☆55Updated 4 years ago
- RISC-V Specification in Coq☆116Updated last month
- Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH☆48Updated 2 years ago