blarney-lang / blarneyLinks
Haskell library for hardware description
☆104Updated last month
Alternatives and similar repositories for blarney
Users that are interested in blarney are comparing it to the libraries listed below
Sorting:
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- ☆29Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆60Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆168Updated last year
- ☆20Updated this week
- ☆21Updated 10 years ago
- A collection of reusable Clash designs/examples☆52Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆157Updated 3 weeks ago
- Generate interface between Clash and Verilator☆22Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- A special-purpose processor for pure, non-strict functional languages☆28Updated 6 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- Verilog development and verification project for HOL4☆27Updated 3 months ago
- Kansas Lava☆48Updated 5 years ago
- Projects to get started with Clash☆30Updated 7 months ago
- On going experiments with Clash☆22Updated 9 years ago
- A core language for rule-based hardware design 🦑☆159Updated last month
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- Library code for upcoming RetroClash book☆10Updated 5 months ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆57Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 3 weeks ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆27Updated 2 years ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- ☆17Updated last year
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆74Updated 5 years ago
- 32-bit RISC-V Emulator☆25Updated 6 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 9 years ago
- A generic test bench written in Bluespec☆54Updated 4 years ago