Main page
☆129Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Main
Users that are interested in Main are comparing it to the libraries listed below
Sorting:
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last week
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last week
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- ☆15Jun 1, 2019Updated 6 years ago
- An introductory guide to Bluespec (BSV)☆66May 4, 2019Updated 6 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- ☆17Jun 5, 2024Updated last year
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆603Sep 15, 2023Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- ☆27Feb 15, 2025Updated last year
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- ☆247Aug 12, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago