Main page
☆130Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Main
Users that are interested in Main are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last month
- ☆15Jun 1, 2019Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆377Oct 19, 2023Updated 2 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆335Jan 23, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆95Oct 17, 2025Updated 5 months ago
- ☆17Jun 5, 2024Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆607Sep 15, 2023Updated 2 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- P4-14/16 Bluespec Compiler☆91Dec 26, 2017Updated 8 years ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Mar 22, 2022Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- ☆27Feb 15, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago