Circuit IR Compilers and Tools
☆2,199Jul 20, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆606Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,729Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- XLS: Accelerated HW Synthesis☆1,514Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- SystemVerilog compiler and language services☆1,089Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,847Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆623Jun 19, 2025Updated last year
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,868Updated this week
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆587Feb 21, 2026Updated 4 months ago
- high-performance RTL simulator☆195Updated this week
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Digital Design with Chisel☆923Updated this week
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Vitis HLS LLVM source code and examples☆412Updated this week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆667Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Bluespec Compiler (BSC)☆1,133Updated this week
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Scala based HDL☆2,020Updated this week
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,037Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- The specification for the FIRRTL language☆66Jul 12, 2026Updated last week