Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,046Updated last year
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,355Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,092Updated this week
• vortexgpgpu / vortex
  ☆1,683Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,986Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,979Updated 5 months ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,092Updated 10 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,100Updated 7 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,849Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆967Updated 3 months ago
• riscv-software-src / riscv-tests
  ☆1,064Updated 3 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆804Updated this week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆548Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,090Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,628Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated 2 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆738Updated 2 weeks ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆845Updated last week
• riscv-non-isa / riscv-arch-test
  ☆597Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,655Updated 2 weeks ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,066Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,886Updated 3 months ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆607Updated 2 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆861Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,326Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,049Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,853Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆660Updated last week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆480Updated last year