llvm / circt
Circuit IR Compilers and Tools
☆1,807Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below
Sorting:
- Working draft of the proposed RISC-V V vector extension☆1,028Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆926Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆2,868Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,836Updated last week
- XLS: Accelerated HW Synthesis☆1,288Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,886Updated last week
- Spike, a RISC-V ISA Simulator☆2,685Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,532Updated last week
- Sail RISC-V model☆536Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,075Updated 2 months ago
- Modular hardware build system☆987Updated this week
- Flexible Intermediate Representation for RTL☆740Updated 8 months ago
- RISC-V Proxy Kernel☆632Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,756Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆3,798Updated this week
- ☆1,499Updated this week
- The OpenPiton Platform☆700Updated 2 months ago
- Digital Design with Chisel☆832Updated this week
- ☆997Updated 2 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆528Updated this week
- Rocket Chip Generator☆3,437Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,265Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,535Updated this week
- A Linux-capable RISC-V multicore for and by the world☆690Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,010Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆992Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,576Updated this week
- Scala based HDL☆1,781Updated this week
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,459Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆411Updated 3 years ago