Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,377Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,053Updated last year
• vortexgpgpu / vortex
  ☆1,794Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,019Updated 6 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,052Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,061Updated 2 weeks ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆978Updated 5 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,128Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,944Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,205Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,129Updated last year
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆564Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,695Updated 3 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,697Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆878Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆746Updated 2 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,108Updated this week
• accellera-official / systemc
  SystemC Reference Implementation
  ☆625Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,087Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆815Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,124Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆726Updated 3 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,151Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆886Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,701Updated last month
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆499Updated last year
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,627Updated 3 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,920Updated last month
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,483Updated this week