Circuit IR Compilers and Tools
☆2,213Aug 7, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆607Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,815Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- SystemVerilog compiler and language services☆1,105Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,883Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆624Jun 19, 2025Updated last year
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,880Updated this week
- Yosys Open SYnthesis Suite☆4,656Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆584Feb 21, 2026Updated 5 months ago
- high-performance RTL simulator☆195Updated this week
- A scalable High-Level Synthesis framework on MLIR☆299May 15, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,418Jun 30, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis HLS LLVM source code and examples☆413Updated this week
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆676Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 7 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Bluespec Compiler (BSC)☆1,136Aug 3, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Scala based HDL☆2,025Updated this week
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,039Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- (System)Verilog to Chisel translator☆122May 20, 2022Updated 4 years ago
- The specification for the FIRRTL language☆66Jul 30, 2026Updated last week