Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,347Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,046Updated last year
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,062Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,959Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,969Updated 4 months ago
• vortexgpgpu / vortex
  ☆1,655Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆962Updated 3 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,099Updated 6 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,823Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• riscv-software-src / riscv-tests
  ☆1,053Updated 3 months ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,082Updated 9 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆792Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆544Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,051Updated 2 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆859Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,611Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,077Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,629Updated 2 weeks ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆607Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,041Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,628Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,016Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆659Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆734Updated 3 weeks ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆718Updated 2 weeks ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆601Updated 3 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,848Updated this week
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆522Updated 5 months ago