Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,068Updated last year
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,426Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,342Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,133Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆994Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆3,011Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,067Updated 2 weeks ago
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• vortexgpgpu / vortex
  ☆1,885Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆831Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆941Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,762Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆894Updated this week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆580Updated this week
• riscv-non-isa / riscv-arch-test
  ☆647Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆759Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,239Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated this week
• accellera-official / systemc
  SystemC Reference Implementation
  ☆640Updated 2 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,215Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆766Updated 4 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,261Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,248Updated 4 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆667Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,076Updated last week