Circuit IR Compilers and Tools
☆2,148Jun 4, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆598Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,680Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- XLS: Accelerated HW Synthesis☆1,498Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- SystemVerilog compiler and language services☆1,068Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,787Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆616Jun 19, 2025Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,280Jun 3, 2026Updated last week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,838Jun 3, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆586Feb 21, 2026Updated 3 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆297May 15, 2024Updated 2 years ago
- Digital Design with Chisel☆918Apr 30, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,342Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Vitis HLS LLVM source code and examples☆410Sep 30, 2025Updated 8 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,019Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 5 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆653Updated this week
- Rocket Chip Generator☆3,783Jun 2, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Bluespec Compiler (BSC)☆1,114May 15, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆381Updated this week
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,174Mar 11, 2026Updated 3 months ago
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,026Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- ☆2,046Updated this week
- PandA-bambu public repository☆335Jun 4, 2026Updated last week