Circuit IR Compilers and Tools
☆2,168Jun 24, 2026Updated last week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆601Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- XLS: Accelerated HW Synthesis☆1,499Jun 23, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- SystemVerilog compiler and language services☆1,078Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,820Jun 24, 2026Updated last week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆619Jun 19, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,850Jun 22, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,553Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆585Feb 21, 2026Updated 4 months ago
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆299May 15, 2024Updated 2 years ago
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,365Jun 24, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- Vitis HLS LLVM source code and examples☆411Sep 30, 2025Updated 9 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 5 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆659Jun 23, 2026Updated last week
- Rocket Chip Generator☆3,798Jun 2, 2026Updated 3 weeks ago
- magma circuits☆263Oct 19, 2024Updated last year
- Bluespec Compiler (BSC)☆1,123Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Apr 20, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆382Updated this week
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,033Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Jun 23, 2026Updated last week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- ☆2,122Updated this week