Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,363Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,047Updated last year
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆967Updated 4 months ago
• vortexgpgpu / vortex
  ☆1,726Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,136Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,010Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,987Updated 5 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,877Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆559Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,055Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,097Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,114Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆748Updated last year
• riscv / sail-riscv
  Sail RISC-V model
  ☆617Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,662Updated 2 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,088Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated 2 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,106Updated 11 months ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆526Updated 7 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆867Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆742Updated 3 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆867Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆734Updated last month
• riscv-software-src / riscv-tests
  ☆1,068Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,646Updated last month
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆421Updated 3 years ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,448Updated this week
• gem5 / gem5
  The official repository for the gem5 computer-system architecture simulator.
  ☆2,245Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆720Updated last month
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated 3 weeks ago