Alternatives and similar repositories for circt:

Users that are interested in circt are comparing it to the libraries listed below

• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,242Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,001Updated 11 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆517Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,580Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆737Updated 6 months ago
• vortexgpgpu / vortex
  ☆1,406Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆906Updated 2 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,750Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆720Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,732Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,810Updated last week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆977Updated 2 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,221Updated 7 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆658Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,038Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• riscv-non-isa / riscv-arch-test
  ☆538Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆605Updated 2 weeks ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,466Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆667Updated 4 months ago
• accellera-official / systemc
  SystemC Reference Implementation
  ☆528Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆802Updated 2 weeks ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆680Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆927Updated 3 months ago
• riscv-software-src / riscv-tests
  ☆938Updated 2 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆473Updated this week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆375Updated 11 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆423Updated 10 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆848Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,486Updated 3 weeks ago