Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,065Updated last year
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,414Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,297Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆985Updated 7 months ago
• vortexgpgpu / vortex
  ☆1,864Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,103Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,070Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,994Updated last week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,187Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,146Updated 3 weeks ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,049Updated last week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆826Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆890Updated 2 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆575Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,118Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,741Updated 3 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆759Updated 3 months ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,535Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,187Updated this week
• accellera-official / systemc
  SystemC Reference Implementation
  ☆632Updated last month
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆921Updated this week
• riscv-non-isa / riscv-arch-test
  ☆636Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆506Updated last year
• riscv-software-src / riscv-tests
  ☆1,108Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆756Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆503Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,733Updated 2 weeks ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆648Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,741Updated last week