Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• vortexgpgpu / vortex
  ☆1,556Updated this week
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,306Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,925Updated last month
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,967Updated this week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,035Updated last year
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,570Updated 3 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,733Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,574Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆940Updated 2 weeks ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,088Updated 3 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,527Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆745Updated 10 months ago
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,310Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,808Updated 3 weeks ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,883Updated 2 weeks ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,478Updated last month
• riscv-software-src / riscv-tests
  ☆1,025Updated 2 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,895Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,285Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,038Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,019Updated 7 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆639Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,135Updated 3 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆713Updated last month
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,022Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆774Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆778Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆843Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,606Updated 3 weeks ago