Alternatives and similar repositories for circt

Users that are interested in circt are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,925Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,860Updated this week
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,291Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆931Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,904Updated 3 weeks ago
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,029Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆741Updated 9 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,080Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆837Updated 3 weeks ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,015Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,794Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,848Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,553Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,492Updated last week
• vortexgpgpu / vortex
  ☆1,522Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,279Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆755Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆706Updated 2 weeks ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆532Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,545Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆998Updated this week
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,006Updated 6 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,128Updated 3 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆957Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆490Updated 3 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,711Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,782Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,451Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated 2 years ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆388Updated 7 months ago