Circuit IR Compilers and Tools
☆2,065Mar 18, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆587Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,434Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- SystemVerilog compiler and language services☆985Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,661Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆606Jun 19, 2025Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,770Mar 13, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆589Feb 21, 2026Updated last month
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,251Updated this week
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Mar 9, 2026Updated last week
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Scala based HDL☆1,935Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆983Mar 13, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆1,939Updated this week