llvm / circtLinks
Circuit IR Compilers and Tools
☆1,865Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below
Sorting:
- XLS: Accelerated HW Synthesis☆1,324Updated this week
- Working draft of the proposed RISC-V V vector extension☆1,038Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,014Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆948Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,944Updated 2 months ago
- ☆1,602Updated this week
- Chisel: A Modern Hardware Design Language☆4,353Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 4 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆542Updated this week
- Spike, a RISC-V ISA Simulator☆2,772Updated this week
- Flexible Intermediate Representation for RTL☆747Updated 11 months ago
- Bluespec Compiler (BSC)☆1,031Updated 3 weeks ago
- The OpenPiton Platform☆721Updated last week
- Digital Design with Chisel☆852Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,048Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆718Updated 3 months ago
- RISC-V Opcodes☆780Updated this week
- Berkeley's Spatial Array Generator☆1,007Updated 3 months ago
- Sail RISC-V model☆579Updated this week
- ☆1,041Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,595Updated last week
- Scala based HDL☆1,829Updated last week
- Vitis HLS LLVM source code and examples☆393Updated 9 months ago
- SystemC Reference Implementation☆584Updated last month
- Modular hardware build system☆1,057Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆469Updated last year
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Yosys Open SYnthesis Suite☆3,953Updated this week