Circuit IR Compilers and Tools
☆2,269Oct 29, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- Chisel: A Modern Hardware Design Language☆4,825Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,967Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog compiler and language services☆1,173Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,854Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆629Jun 19, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,938Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,999Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,057Updated this week
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆580Feb 21, 2026Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,535Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- Digital Design with Chisel☆944Updated this week
- Modular hardware build system☆1,239Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆709Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,273Oct 8, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Scala based HDL☆2,053Oct 22, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- PandA-bambu public repository☆358Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- The specification for the FIRRTL language☆68Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month