Alternatives and similar repositories for circt:

Users that are interested in circt are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,790Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,800Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆739Updated 7 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,854Updated 2 weeks ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆915Updated last week
• riscvarchive / riscv-v-spec
  Working draft of the proposed RISC-V V vector extension
  ☆1,012Updated last year
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆735Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆677Updated 3 weeks ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆520Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆669Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,507Updated last week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,061Updated 3 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,709Updated last month
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,259Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆963Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,516Updated 2 weeks ago
• vortexgpgpu / vortex
  ☆1,454Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆865Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,758Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,033Updated last month
• riscv-non-isa / riscv-arch-test
  ☆551Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆820Updated this week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,244Updated 9 months ago
• riscv-software-src / riscv-tests
  ☆963Updated last month
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,211Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆907Updated last month
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆702Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,629Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,084Updated last month
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,010Updated last month