Circuit IR Compilers and Tools
☆2,044Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- SystemVerilog compiler and language services☆961Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,614Updated this week
- Yosys Open SYnthesis Suite☆4,293Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆605Jun 19, 2025Updated 8 months ago
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,754Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆589Feb 21, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Digital Design with Chisel☆898Updated this week
- Berkeley's Spatial Array Generator☆1,225Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Rocket Chip Generator☆3,696Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆976Feb 20, 2026Updated last week
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- ☆1,908Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago