Circuit IR Compilers and Tools
☆2,103Apr 28, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆592Apr 20, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- XLS: Accelerated HW Synthesis☆1,476Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- SystemVerilog compiler and language services☆1,014Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,738Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆612Jun 19, 2025Updated 10 months ago
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,796Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,416Apr 24, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆591Feb 21, 2026Updated 2 months ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆295May 15, 2024Updated last year
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Vitis HLS LLVM source code and examples☆408Sep 30, 2025Updated 7 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 3 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆626Apr 24, 2026Updated last week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Bluespec Compiler (BSC)☆1,101Apr 18, 2026Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆370Apr 25, 2026Updated last week
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,005Apr 24, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆129Jun 11, 2024Updated last year
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- ☆1,996Updated this week
- PandA-bambu public repository☆325Feb 10, 2026Updated 2 months ago