Circuit IR Compilers and Tools
☆2,129May 19, 2026Updated this week
Alternatives and similar repositories for circt
Users that are interested in circt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆595May 10, 2026Updated last week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- XLS: Accelerated HW Synthesis☆1,492Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- SystemVerilog compiler and language services☆1,039Updated this week
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,763Updated this week
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆614Jun 19, 2025Updated 11 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.☆1,815Updated this week
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 💀💀💀 The former home of clangir incubator, now part of the official llvm-project.☆586Feb 21, 2026Updated 3 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Vitis HLS LLVM source code and examples☆409Sep 30, 2025Updated 7 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 4 months ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆635Updated this week
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- magma circuits☆265Oct 19, 2024Updated last year
- Bluespec Compiler (BSC)☆1,108Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Build Customized FPGA Implementations for Vivado☆375Updated this week
- Scala based HDL☆1,988May 9, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆1,015Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆481May 7, 2026Updated 2 weeks ago
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- ☆2,013May 14, 2026Updated last week