A hardware compiler based on LLHD and CIRCT
☆268Jun 30, 2025Updated 10 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,107Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,027Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆593Apr 30, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Apr 29, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- A dependency management tool for hardware projects.☆365Updated this week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- Bluespec Compiler (BSC)☆1,103Apr 27, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- ☆105Jun 27, 2022Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆258Oct 11, 2024Updated last year
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Veryl: A Modern Hardware Description Language☆925Updated this week
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago