fabianschuiki / mooreLinks
A hardware compiler based on LLHD and CIRCT
☆263Updated 2 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- The LLHD reference simulator.☆39Updated 5 years ago
- A dependency management tool for hardware projects.☆316Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆83Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 5 months ago
- Verilator Porcelain☆48Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- ☆103Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- An HDL embedded in Rust.☆199Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆544Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- Fearless hardware design☆178Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- SystemVerilog linter☆356Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- magma circuits☆261Updated 10 months ago
- Main page☆128Updated 5 years ago
- RISC-V Formal Verification Framework☆146Updated last week
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A SystemVerilog Language Server☆182Updated 4 months ago
- high-performance RTL simulator☆174Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆88Updated 5 months ago
- SystemVerilog synthesis tool☆209Updated 5 months ago