A hardware compiler based on LLHD and CIRCT
☆266Jun 30, 2025Updated 8 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,071Updated this week
- An HDL embedded in Rust.☆203Nov 15, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆989Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- An abstraction library for interfacing EDA tools☆756Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Mar 20, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- A dependency management tool for hardware projects.☆357Updated this week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- ☆105Jun 27, 2022Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Veryl: A Modern Hardware Description Language☆907Updated this week
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- ☆30Oct 16, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago