A hardware compiler based on LLHD and CIRCT
☆271Jun 30, 2025Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 6 years ago
- Circuit IR Compilers and Tools☆2,256Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- SystemVerilog compiler and language services☆1,163Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- magma circuits☆264Oct 19, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated 2 weeks ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,805Updated this week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆492Updated this week
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- XLS: Accelerated HW Synthesis☆1,955Updated this week
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year