Alternatives and similar repositories for moore

Users that are interested in moore are comparing it to the libraries listed below

• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆425Updated 3 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆104Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆341Updated this week
• rdaly525 / coreir
  ☆104Updated 3 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆230Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆457Updated 2 months ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆170Updated last week
• cucapra / filament
  Fearless hardware design
  ☆185Updated 4 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆152Updated last month
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆276Updated 3 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated 2 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆181Updated 8 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆573Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆173Updated 3 weeks ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆228Updated 2 years ago
• BSVLang / Main
  Main page
  ☆129Updated 5 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆242Updated 4 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• dalance / svlint
  SystemVerilog linter
  ☆372Updated 2 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆237Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated last week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• phanrahan / magma
  magma circuits
  ☆264Updated last year