A hardware compiler based on LLHD and CIRCT
☆270Jun 30, 2025Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,207Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,093Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆607Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆382Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- A dependency management tool for hardware projects.☆379Updated this week
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Jul 1, 2021Updated 5 years ago
- Bluespec Compiler (BSC)☆1,132Jul 18, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,627Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- XLS: Accelerated HW Synthesis☆1,519Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- Experimental flows using nextpnr for Xilinx devices☆261Oct 11, 2024Updated last year
- ☆106Jun 27, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆39Jan 16, 2025Updated last year