A hardware compiler based on LLHD and CIRCT
☆270Jun 30, 2025Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,173Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆601Jun 25, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- An abstraction library for interfacing EDA tools☆774Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 26, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- magma circuits☆263Oct 19, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- A dependency management tool for hardware projects.☆378Jun 25, 2026Updated last week
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- Hardware Description Languages☆1,158Apr 6, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- A core language for rule-based hardware design 🦑☆175Dec 10, 2025Updated 6 months ago
- Bluespec Compiler (BSC)☆1,127Updated this week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- XLS: Accelerated HW Synthesis☆1,503Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Jun 22, 2026Updated last week
- ☆106Jun 27, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆965Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago