fabianschuiki / mooreLinks
A hardware compiler based on LLHD and CIRCT
☆260Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆417Updated 3 years ago
- The LLHD reference simulator.☆39Updated 4 years ago
- ☆103Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆444Updated 3 months ago
- A dependency management tool for hardware projects.☆307Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- An HDL embedded in Rust.☆199Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated this week
- Fearless hardware design☆176Updated last month
- Main page☆126Updated 5 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- SystemVerilog linter☆350Updated this week
- RISC-V Formal Verification Framework☆141Updated last week
- magma circuits☆261Updated 8 months ago
- Verilator Porcelain☆47Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆159Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- high-performance RTL simulator☆159Updated last year
- ☆83Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago