fabianschuiki / moore
A hardware compiler based on LLHD and CIRCT
☆250Updated last year
Related projects ⓘ
Alternatives and complementary repositories for moore
- Low Level Hardware Description — A foundation for building hardware design tools.☆396Updated 2 years ago
- The LLHD reference simulator.☆37Updated 4 years ago
- A dependency management tool for hardware projects.☆248Updated 3 weeks ago
- An HDL embedded in Rust.☆194Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆408Updated 2 weeks ago
- ☆101Updated 2 years ago
- Fearless hardware design☆161Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆218Updated 11 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆206Updated this week
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- high-performance RTL simulator☆140Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆145Updated last week
- Main page☆125Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆204Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆499Updated this week
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- Verilator Porcelain☆38Updated last year
- SystemVerilog linter☆315Updated 2 months ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆215Updated 2 weeks ago
- Verilog Configurable Cache☆167Updated 2 months ago
- Hardware generator debugger☆71Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- ☆65Updated last month