A hardware compiler based on LLHD and CIRCT
☆270Jun 30, 2025Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 6 years ago
- Circuit IR Compilers and Tools☆2,231Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,128Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆611Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆240Updated this week
- A dependency management tool for hardware projects.☆389Updated this week
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Bluespec Compiler (BSC)☆1,142Updated this week
- Yosys Open SYnthesis Suite☆4,733Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- XLS: Accelerated HW Synthesis☆1,868Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- Experimental flows using nextpnr for Xilinx devices☆266Oct 11, 2024Updated last year
- ☆106Jun 27, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year