Alternatives and similar repositories for moore:

Users that are interested in moore are comparing it to the libraries listed below

• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆406Updated 2 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆426Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆244Updated this week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆216Updated this week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆517Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 7 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated 11 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆166Updated 6 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆119Updated 8 months ago
• BSVLang / Main
  Main page
  ☆125Updated 5 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆209Updated 3 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆152Updated 8 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 3 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆46Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆73Updated this week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated 6 months ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆153Updated last week
• phanrahan / magma
  magma circuits
  ☆255Updated 4 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆111Updated 2 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆146Updated 3 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• ucb-bar / berkeley-hardfloat
  ☆303Updated 5 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆127Updated last month