fabianschuiki / mooreLinks
A hardware compiler based on LLHD and CIRCT
☆259Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆415Updated 3 years ago
- The LLHD reference simulator.☆38Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- ☆103Updated 2 years ago
- A dependency management tool for hardware projects.☆304Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- An HDL embedded in Rust.☆198Updated last year
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- magma circuits☆261Updated 7 months ago
- SystemVerilog linter☆346Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- Fearless hardware design☆176Updated last month
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆65Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- RISC-V Formal Verification Framework☆139Updated this week
- Main page☆126Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆157Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆236Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆532Updated this week
- high-performance RTL simulator☆159Updated 11 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago