A hardware compiler based on LLHD and CIRCT
☆265Jun 30, 2025Updated 8 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- The LLHD reference simulator.☆39Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,050Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆968Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A dependency management tool for hardware projects.☆349Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- Veryl: A Modern Hardware Description Language☆893Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago