fabianschuiki / mooreLinks
A hardware compiler based on LLHD and CIRCT
☆262Updated 2 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- The LLHD reference simulator.☆39Updated 5 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆86Updated 3 weeks ago
- Verilator Porcelain☆48Updated last year
- A dependency management tool for hardware projects.☆322Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- Fearless hardware design☆179Updated last month
- ☆103Updated 3 years ago
- An HDL embedded in Rust.☆200Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆164Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 3 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Main page☆128Updated 5 years ago
- Logic circuit analysis and optimization☆42Updated last month
- SystemVerilog linter☆359Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆232Updated 2 weeks ago
- magma circuits☆261Updated 11 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RISC-V Formal Verification Framework☆150Updated this week
- Hardware generator debugger☆76Updated last year
- high-performance RTL simulator☆175Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 10 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year