A hardware compiler based on LLHD and CIRCT
☆270Jun 30, 2025Updated 10 months ago
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,129May 19, 2026Updated last week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SystemVerilog compiler and language services☆1,049Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆596May 10, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆375May 20, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- A dependency management tool for hardware projects.☆370Updated this week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆481May 7, 2026Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Jul 1, 2021Updated 4 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 5 months ago
- Bluespec Compiler (BSC)☆1,111May 15, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,464Updated this week
- XLS: Accelerated HW Synthesis☆1,493Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated last week
- ☆105Jun 27, 2022Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆259Oct 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆941Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago