A hardware compiler based on LLHD and CIRCT
☆271Jun 30, 2025Updated last year
Alternatives and similar repositories for moore
Users that are interested in moore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- The LLHD reference simulator.☆40Aug 26, 2020Updated 6 years ago
- Circuit IR Compilers and Tools☆2,268Updated this week
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- SystemVerilog compiler and language services☆1,175Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆255Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,861Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 2 weeks ago
- ☆106Jun 27, 2022Updated 4 years ago
- Hardware Description Languages☆1,183Oct 27, 2026Updated last week
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,971Updated this week
- Bluespec Compiler (BSC)☆1,150Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week