RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
☆343Jan 23, 2022Updated 4 years ago
Alternatives and similar repositories for Piccolo
Users that are interested in Piccolo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- Bluespec Compiler (BSC)☆1,142Aug 24, 2026Updated last week
- BSC Development Workstation (BDW)☆34May 1, 2026Updated 4 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Main page☆132Jul 13, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,090Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆225Aug 31, 2020Updated 6 years ago
- RISC-V Debug Specification Standard☆528Aug 26, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated 2 weeks ago
- VeeR EL2 Core☆345Updated this week
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,298Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,228Updated this week
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆107Jul 3, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆255Updated this week
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 4 months ago
- RISC-V Processor Trace Specification☆221Updated this week
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,579Aug 19, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month