bluespec / Piccolo
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
☆322Updated 3 years ago
Alternatives and similar repositories for Piccolo:
Users that are interested in Piccolo are comparing it to the libraries listed below
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆366Updated last year
- RISC-V CPU Core☆317Updated 9 months ago
- RISC-V Formal Verification Framework☆598Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated last week
- VeeR EL2 Core☆268Updated last week
- RISC-V Torture Test☆186Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Common SystemVerilog components☆593Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆523Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- SystemVerilog to Verilog conversion☆604Updated last week
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆562Updated this week
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- ☆231Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆209Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- VeeR EH1 core☆864Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- educational microarchitectures for risc-v isa☆710Updated 2 weeks ago
- ☆279Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,029Updated last month
- ☆310Updated 6 months ago