RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
☆343Jan 23, 2022Updated 4 years ago
Alternatives and similar repositories for Piccolo
Users that are interested in Piccolo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- BSC Development Workstation (BDW)☆34Oct 16, 2026Updated 2 weeks ago
- Main page☆132Jul 13, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The OpenPiton Platform☆838Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- VeeR EL2 Core☆349Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- RISC-V Debug Specification Standard☆530Aug 26, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- educational microarchitectures for risc-v isa☆758Sep 1, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week