RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
☆336Jan 23, 2022Updated 4 years ago
Alternatives and similar repositories for Piccolo
Users that are interested in Piccolo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Apr 4, 2026Updated last week
- Bluespec Compiler (BSC)☆1,096Updated this week
- BSC Development Workstation (BDW)☆32Mar 29, 2026Updated 2 weeks ago
- Main page☆130Feb 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Apr 4, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The OpenPiton Platform☆780Feb 25, 2026Updated last month
- Working Draft of the RISC-V Debug Specification Standard☆510Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- VeeR EL2 Core☆329Mar 12, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 6 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆243Mar 4, 2026Updated last month
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,536Dec 8, 2025Updated 4 months ago
- RISC-V Configuration Validator☆82Mar 28, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Processor Trace Specification☆215Updated this week
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆407Mar 27, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago