Alternatives and similar repositories for kami:

Users that are interested in kami are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated last week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆89Updated 8 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 8 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 3 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆92Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆50Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 8 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 4 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆71Updated 2 years ago
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆110Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆99Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 3 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆100Updated 4 months ago
• DeepSpec / InteractionTrees
  A Library for Representing Recursive and Impure Programs in Coq
  ☆216Updated 2 weeks ago