Alternatives and similar repositories for kami:

Users that are interested in kami are comparing it to the libraries listed below

• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 6 months ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated 2 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 weeks ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 3 weeks ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 5 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 8 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆96Updated this week
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆90Updated 9 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 4 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 9 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆70Updated 4 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆72Updated 2 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated last week
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆51Updated 4 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• braibant / Synthesis
  ☆21Updated 9 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆78Updated last month
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• DeepSpec / InteractionTrees
  A Library for Representing Recursive and Impure Programs in Coq
  ☆217Updated last month
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 5 months ago
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆120Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆100Updated 5 years ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆141Updated 3 weeks ago