mit-plv / kamiLinks
A Platform for High-Level Parametric Hardware Specification and its Modular Verification
☆162Updated 2 weeks ago
Alternatives and similar repositories for kami
Users that are interested in kami are comparing it to the libraries listed below
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- A core language for rule-based hardware design 🦑☆162Updated last week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- Galois RISC-V ISA Formal Tools☆60Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- RISC-V Specification in Coq☆116Updated 2 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated last week
- A generic test bench written in Bluespec☆56Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- Haskell library for hardware description☆104Updated 2 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- ☆40Updated 4 years ago
- ☆21Updated 10 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- UCLID5: formal modeling, verification, and synthesis of computational systems☆149Updated 3 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Reads a state transition system and performs property checking☆87Updated last month
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆60Updated 10 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 7 months ago