mit-plv / kami
A Platform for High-Level Parametric Hardware Specification and its Modular Verification
☆146Updated 4 months ago
Alternatives and similar repositories for kami:
Users that are interested in kami are comparing it to the libraries listed below
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- Galois RISC-V ISA Formal Tools☆56Updated last year
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 6 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 7 months ago
- Pono: A flexible and extensible SMT-based model checker☆89Updated this week
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Haskell library for hardware description☆101Updated 2 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆63Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- A generic test bench written in Bluespec☆49Updated 4 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated this week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆69Updated 2 years ago
- ☆21Updated 9 years ago
- CHERI-RISC-V model written in Sail☆57Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆52Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- BTOR2 MLIR project☆23Updated last year
- Lem semantic definition language☆136Updated 2 months ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago