Main page
☆32Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Documentation
Users that are interested in Documentation are comparing it to the libraries listed below
Sorting:
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- An introductory guide to Bluespec (BSV)☆66May 4, 2019Updated 6 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- A REST api demo project that generates sequence diagrams from tests☆15Jun 13, 2019Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Example sqlite3 Dynamic Loadable Extension in Rust - vfs and vtab modules - port of vfsstat.c☆35Nov 26, 2024Updated last year
- Main page☆129Feb 12, 2020Updated 6 years ago
- Logic Workbench, a Clojure toolkit for propositional, predicate and linear temporal logic☆25Nov 9, 2022Updated 3 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- ☆13Jan 8, 2020Updated 6 years ago
- NS-MIRACLE is a framework designed to enhance the functionalities provided by NS2. It provides an efficient engine for handling cross-lay…☆12Dec 11, 2025Updated 2 months ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- WARNING: this requires a 32 bit build of node on osx! (tested only on osx)☆14Oct 24, 2011Updated 14 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Concept Application Server☆12Feb 22, 2026Updated last week
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Bootstrap responsive squares and rectangles☆12Nov 19, 2016Updated 9 years ago
- Create a PowerShell Console using the AvalonEdit control☆16Jan 13, 2013Updated 13 years ago
- ☆12Dec 19, 2023Updated 2 years ago
- Scala SBT (Giter8) Template (Multi-Module with App)☆10Dec 23, 2016Updated 9 years ago
- This is a minimalistic wrapper around NI-VISA's 64 bit dll.☆11Feb 20, 2024Updated 2 years ago
- A place where all info about GladStoriesEngine interactive fiction runtime is saved.☆11Dec 26, 2019Updated 6 years ago
- Examples to demonstrate use of the Selection API.☆12Mar 1, 2017Updated 9 years ago
- ☆14Jul 4, 2022Updated 3 years ago
- Secure, isolated, resource-metered, deterministic JS eval☆10Jun 23, 2024Updated last year
- Github Actions wrapper for vmtest☆12Jan 10, 2025Updated last year
- Basic setup to start coding phel☆10Apr 2, 2023Updated 2 years ago
- ☆11Jan 6, 2023Updated 3 years ago
- Sample code for ret2usr (and ret2dir) kernel attacks☆10Nov 23, 2016Updated 9 years ago