Main page
☆34Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Documentation
Users that are interested in Documentation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 3 months ago
- ☆17Jun 22, 2026Updated last month
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Bluespec Compiler (BSC)☆1,136Aug 3, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Feb 23, 2016Updated 10 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- ☆24Mar 21, 2024Updated 2 years ago
- Native Zig TypeScript runtime that started as port of mquickjs to Zig... and... grew up to something bigger☆18Updated this week
- Main page☆133Jul 13, 2026Updated 3 weeks ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆20Jun 9, 2023Updated 3 years ago
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- ☆14Oct 30, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper…☆19Jun 3, 2019Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 2 years ago
- ESP32 / iCE40UP5K / SGTL5000 development board with MOS 6581/8580 SID pinout☆13May 13, 2021Updated 5 years ago
- SneakySnake is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU arch…☆57Mar 31, 2023Updated 3 years ago
- 作業系統實作☆13Apr 26, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- typeset Korean with xe(la)tex☆16Aug 24, 2025Updated 11 months ago
- Firmware code useful for interconnecting ESP32 (or any Arduino board) to an LCD through MIPI DBI Type B interface☆12Feb 4, 2020Updated 6 years ago
- ☆18Sep 9, 2024Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆62Jan 21, 2025Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- ☆15Jul 24, 2026Updated 2 weeks ago
- Write dynamic LD_PRELOAD hooks in Cython☆18Sep 8, 2011Updated 14 years ago