B-Lang-org / DocumentationView external linksLinks
Main page
☆32Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Documentation
Users that are interested in Documentation are comparing it to the libraries listed below
Sorting:
- BSC Development Workstation (BDW)☆32Nov 9, 2025Updated 3 months ago
- ☆18Jan 15, 2026Updated 3 weeks ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- Misc utility FPGA cores☆12Mar 21, 2023Updated 2 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Bluespec Compiler (BSC)☆1,077Jan 28, 2026Updated 2 weeks ago
- A REST api demo project that generates sequence diagrams from tests☆15Jun 13, 2019Updated 6 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Example sqlite3 Dynamic Loadable Extension in Rust - vfs and vtab modules - port of vfsstat.c☆35Nov 26, 2024Updated last year
- Main page☆129Feb 12, 2020Updated 6 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Import entities from another Wikibase instance (e.g. Wikidata)☆13May 21, 2023Updated 2 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Dashboard for visualization of personal Apple Music service data☆10Mar 8, 2023Updated 2 years ago
- Concept Application Server☆12Jan 28, 2026Updated 2 weeks ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- ☆11Jan 6, 2023Updated 3 years ago
- ☆11Jan 7, 2023Updated 3 years ago
- Sample code for ret2usr (and ret2dir) kernel attacks☆10Nov 23, 2016Updated 9 years ago
- ☆14Jul 4, 2022Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- TextMate dialog/UI support (from CLI)☆26Apr 16, 2021Updated 4 years ago
- my nix packages☆10Feb 3, 2026Updated last week
- The slow loris attack, now implemented in Rust!☆12May 9, 2022Updated 3 years ago
- SHA256 implemented in WASM☆13Jun 2, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- ☆13Feb 5, 2026Updated last week