Main page
☆33Feb 12, 2020Updated 6 years ago
Alternatives and similar repositories for Documentation
Users that are interested in Documentation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSC Development Workstation (BDW)☆33May 1, 2026Updated last month
- ☆18Jan 15, 2026Updated 4 months ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated 2 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bluespec Compiler (BSC)☆1,114May 15, 2026Updated 3 weeks ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated last month
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆11Jan 2, 2026Updated 5 months ago
- Designed for flash/non flash models. Supports LCD with backlight, LiPo charge, USB slave, USB in.☆11Sep 7, 2017Updated 8 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated 11 months ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- Linux kernel source tree☆11Mar 19, 2023Updated 3 years ago
- Example sqlite3 Dynamic Loadable Extension in Rust - vfs and vtab modules - port of vfsstat.c☆35Nov 26, 2024Updated last year
- msx game development library ubox example☆11Apr 26, 2023Updated 3 years ago
- A Snack-based Python console UI that reads screen configurations from a file.☆26Sep 21, 2013Updated 12 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A tool for modeling FSMs by VHDL or Verilog☆14May 20, 2026Updated 2 weeks ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Source code for 'wxPython Recipes' by Mike Driscoll☆11Dec 4, 2017Updated 8 years ago
- ☆19Jun 9, 2023Updated 3 years ago
- Bayesian Inference with Markov Chain Monte Carlo in Clojure☆16Mar 12, 2014Updated 12 years ago
- Logic Workbench, a Clojure toolkit for propositional, predicate and linear temporal logic☆25Nov 9, 2022Updated 3 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 11 months ago
- Collect some IC specs for learning.☆23Jun 25, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tenjin is a very fast and full-featured template engine available in Python, Ruby, PHP, Perl, and JS☆22Dec 28, 2023Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆381Oct 19, 2023Updated 2 years ago
- typeset Korean with xe(la)tex☆16Aug 24, 2025Updated 9 months ago
- Plugin for VCV Rack☆16Dec 6, 2021Updated 4 years ago
- A REST api demo project that generates sequence diagrams from tests☆15Jun 13, 2019Updated 6 years ago
- SoCRocket - Core Repository☆39Mar 6, 2017Updated 9 years ago
- Cambridge ACS Category Theory, Type Theory, and Logic - lecture notes 2017.☆14Jan 18, 2018Updated 8 years ago