B-Lang-org / Documentation

Related projects ⓘ

Alternatives and complementary repositories for Documentation

• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆96Updated 7 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆68Updated 2 years ago
• mosscomp / moss
  A computer for human beings.
  ☆42Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆161Updated last week
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆27Updated 2 weeks ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆38Updated last year
• sifive / wake
  The SiFive wake build tool
  ☆86Updated last week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆105Updated 3 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆97Updated 5 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆103Updated last year
• NyanCAD / Mosaic
  A modern schematic entry and simulation program
  ☆68Updated 11 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆78Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated last month
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆195Updated 3 months ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆34Updated this week
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• frwang96 / verik
  Verik toolchain
  ☆41Updated last year
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆22Updated last week
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆25Updated 2 months ago