Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,834Mar 13, 2026Updated last month
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- SystemVerilog compiler and language services☆1,027Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- Icarus Verilog☆3,426Apr 28, 2026Updated last week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆365Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UVM written in Python☆537Apr 27, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆789Jun 15, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆711Dec 14, 2025Updated 4 months ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- ☆133Nov 17, 2025Updated 5 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- HDL support for VS Code☆366Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- lowRISC Style Guides☆496Apr 21, 2026Updated 2 weeks ago