Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,974Oct 29, 2026Updated this week
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆1,175Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog language server☆587Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,053Updated this week
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- Yosys Open SYnthesis Suite☆4,861Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- Icarus Verilog☆3,713Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- The UVM written in Python☆573Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,153Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆745Oct 11, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Hardware Description Languages☆1,183Oct 27, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆561Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,994Mar 25, 2026Updated 7 months ago
- lowRISC Style Guides☆552Jul 8, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆289Oct 7, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- Circuit IR Compilers and Tools☆2,268Updated this week
- OpenTitan: Open source silicon root of trust☆3,732Updated this week
- ☆136Nov 17, 2025Updated 11 months ago