Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,784Dec 22, 2025Updated 2 months ago
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 3 weeks ago
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- The UVM written in Python☆504Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- A dependency management tool for hardware projects.☆349Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- ☆131Nov 17, 2025Updated 3 months ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- lowRISC Style Guides☆479Nov 6, 2025Updated 4 months ago
- HDL support for VS Code☆353Feb 27, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago