chipsalliance / veribleView external linksLinks
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,769Dec 22, 2025Updated last month
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆442Sep 6, 2025Updated 5 months ago
- SystemVerilog compiler and language services☆948Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- SystemVerilog language server☆560Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,342Feb 6, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆313Jun 30, 2025Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- Icarus Verilog☆3,318Feb 7, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,695Sep 15, 2025Updated 4 months ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- The UVM written in Python☆501Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- Hardware Description Languages☆1,112Jul 14, 2025Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆488Feb 4, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated last month
- A dependency management tool for hardware projects.☆345Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- ☆129Nov 17, 2025Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- lowRISC Style Guides☆477Nov 6, 2025Updated 3 months ago
- HDL support for VS Code☆352Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month