Alternatives and similar repositories for verible

Users that are interested in verible are comparing it to the libraries listed below

• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆886Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,167Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,367Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆677Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆674Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,692Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,206Updated 2 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,145Updated 6 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,174Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆866Updated last week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆945Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆677Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆724Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆912Updated 2 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆757Updated last year
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆801Updated 2 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,205Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,561Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆878Updated 2 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆622Updated 2 weeks ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆966Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆748Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,701Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,250Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,023Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆469Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,369Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,889Updated last week