Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,817Mar 13, 2026Updated last month
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- SystemVerilog compiler and language services☆1,000Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- SystemVerilog language server☆572Apr 2, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆195Nov 30, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,397Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- Common SystemVerilog components☆733Updated this week
- Icarus Verilog☆3,401Mar 28, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- The UVM written in Python☆525Apr 7, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dependency management tool for hardware projects.☆361Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆786Jun 15, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 4 months ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆414Oct 13, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- ☆133Nov 17, 2025Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- HDL support for VS Code☆364Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,469Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- lowRISC Style Guides☆493Nov 6, 2025Updated 5 months ago