Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,797Mar 13, 2026Updated last week
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆989Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- Icarus Verilog☆3,389Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- The UVM written in Python☆514Mar 17, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A dependency management tool for hardware projects.☆357Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Verilog/SystemVerilog Syntax and Omni-completion☆415Oct 13, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,727Updated this week
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆132Nov 17, 2025Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- HDL support for VS Code☆358Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- lowRISC Style Guides☆487Nov 6, 2025Updated 4 months ago