chipsalliance / veribleLinks
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,649Updated last month
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,102Updated this week
- SystemVerilog compiler and language services☆845Updated this week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,175Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆842Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- Common SystemVerilog components☆660Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆648Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆748Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,146Updated this week
- 32-bit Superscalar RISC-V CPU☆1,100Updated 4 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated last month
- Digital Design with Chisel☆863Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,180Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week
- An abstraction library for interfacing EDA tools☆715Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,082Updated last week
- Scala based HDL☆1,854Updated this week
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- VeeR EH1 core☆898Updated 2 years ago
- lowRISC Style Guides☆457Updated 3 months ago
- SystemVerilog language server☆538Updated this week
- nextpnr portable FPGA place and route tool☆1,526Updated this week
- An Open-source FPGA IP Generator☆1,002Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 7 months ago