Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,910Aug 14, 2026Updated this week
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,115Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- SystemVerilog language server☆583Jul 28, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,846Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆788Updated this week
- Yosys Open SYnthesis Suite☆4,672Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,657Aug 5, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,343Apr 3, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- Icarus Verilog☆3,593Updated this week
- Common SystemVerilog components☆782Updated this week
- Code generation tool for control and status registers☆465Jul 16, 2026Updated 3 weeks ago
- A dependency management tool for hardware projects.☆384Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The UVM written in Python☆566Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆423Aug 3, 2026Updated last week
- ☆137Nov 17, 2025Updated 8 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,013Updated this week
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,898Mar 25, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,759Updated this week
- Verilog/SystemVerilog support for VS Code☆383Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- XLS: Accelerated HW Synthesis☆1,821Updated this week
- Open source implementation of a Verilog formatter☆186Jan 27, 2022Updated 4 years ago
- lowRISC Style Guides☆528Jul 8, 2026Updated last month