Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,877Jun 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog language server☆581Jun 26, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 26, 2026Updated last week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,320Apr 3, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- Icarus Verilog☆3,515Updated this week
- Common SystemVerilog components☆764Updated this week
- Code generation tool for control and status registers☆461Updated this week
- A dependency management tool for hardware projects.☆378Jun 25, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UVM written in Python☆558Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- ☆135Nov 17, 2025Updated 7 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- UVM 1.2 port to Python☆263Feb 9, 2025Updated last year
- Hardware Description Languages☆1,158Apr 6, 2026Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,849Mar 25, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,701Jun 28, 2026Updated last week
- Verilog/SystemVerilog support for VS Code☆375Updated this week
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,503Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago
- lowRISC Style Guides☆516Updated this week