Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,895Jul 19, 2026Updated last week
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- SystemVerilog compiler and language services☆1,093Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆382Updated this week
- SystemVerilog language server☆582Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,773Updated this week
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,627Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Icarus Verilog☆3,555Updated this week
- Common SystemVerilog components☆769Updated this week
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- A dependency management tool for hardware projects.☆379Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The UVM written in Python☆561Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆729Dec 14, 2025Updated 7 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆420Oct 13, 2024Updated last year
- ☆137Nov 17, 2025Updated 8 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,987Jul 14, 2026Updated last week
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆534Jul 16, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,873Mar 25, 2026Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- Verilog/SystemVerilog support for VS Code☆380Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- XLS: Accelerated HW Synthesis☆1,519Updated this week
- Open source implementation of a Verilog formatter☆185Jan 27, 2022Updated 4 years ago
- lowRISC Style Guides☆522Jul 8, 2026Updated 2 weeks ago