Alternatives and similar repositories for verible

Users that are interested in verible are comparing it to the libraries listed below

• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,009Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆770Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,135Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,308Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆436Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,568Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆627Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated 3 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,080Updated 3 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆778Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆883Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,742Updated 3 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,036Updated 3 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆842Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆918Updated 7 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆721Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆434Updated 2 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,600Updated 2 weeks ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆789Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆581Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,799Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,953Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆559Updated 3 weeks ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,038Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆696Updated last week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,872Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆636Updated this week