chipsalliance / verible

Related projects ⓘ

Alternatives and complementary repositories for verible

• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,027Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,115Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,817Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆626Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆521Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆571Updated 2 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆409Updated 2 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆965Updated 4 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆822Updated last year
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆742Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆527Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆868Updated last week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,521Updated 11 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆370Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,382Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,141Updated 6 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆771Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆627Updated this week
• dalance / svls
  SystemVerilog language server
  ☆466Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆868Updated 3 years ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆658Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,195Updated 6 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆731Updated 3 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,022Updated this week