Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,846Mar 13, 2026Updated 2 months ago
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- SystemVerilog compiler and language services☆1,049Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- SystemVerilog language server☆572Apr 2, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622May 20, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,464Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- Common SystemVerilog components☆751Updated this week
- Icarus Verilog☆3,453May 17, 2026Updated last week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- A dependency management tool for hardware projects.☆370Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UVM written in Python☆542May 18, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆715Dec 14, 2025Updated 5 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated 2 weeks ago
- ☆133Nov 17, 2025Updated 6 months ago
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- HDL support for VS Code☆368Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,493Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- lowRISC Style Guides☆506Apr 21, 2026Updated last month