Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
☆1,942Sep 23, 2026Updated this week
Alternatives and similar repositories for verible
Users that are interested in verible are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog compiler and language services☆1,147Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- SystemVerilog language server☆585Sep 14, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,953Updated this week
- cocotb: Python-based chip (RTL) verification☆2,519Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 9 months ago
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,772Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Sep 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Icarus Verilog☆3,655Updated this week
- Common SystemVerilog components☆801Updated this week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- A dependency management tool for hardware projects.☆393Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The UVM written in Python☆570Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆738Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆801Jun 15, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- ☆137Nov 17, 2025Updated 10 months ago
- Hardware Description Languages☆1,176Jul 9, 2026Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,945Mar 25, 2026Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,790Updated this week
- Verilog/SystemVerilog support for VS Code☆387Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆627Jan 3, 2026Updated 8 months ago
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,903Updated this week
- lowRISC Style Guides☆542Jul 8, 2026Updated 2 months ago