clash-lang / clash-compilerLinks
Haskell to VHDL/Verilog/SystemVerilog compiler
☆1,519Updated this week
Alternatives and similar repositories for clash-compiler
Users that are interested in clash-compiler are comparing it to the libraries listed below
Sorting:
- Bluespec Compiler (BSC)☆1,030Updated 2 weeks ago
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆437Updated 2 months ago
- Hardcaml is an OCaml library for designing hardware.☆809Updated last month
- Haskell LLVM JIT Compiler Tutorial☆1,043Updated 5 years ago
- Sail architecture definition language☆763Updated this week
- Flexible Intermediate Representation for RTL☆747Updated 11 months ago
- Embedded language for high-performance array computations☆929Updated last month
- Liquid Types For Haskell☆1,252Updated this week
- Industrial-strength monadic parser combinator library☆947Updated 2 weeks ago
- Haskell bindings for LLVM☆522Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- Scala based HDL☆1,822Updated this week
- GRIN is a compiler back-end for lazy and strict functional languages with whole program optimization support.☆1,041Updated last month
- A monadic parser combinator library☆873Updated last month
- VHDL compiler and simulator☆720Updated this week
- GPGPU microprocessor architecture☆2,096Updated 8 months ago
- ☆389Updated 7 years ago
- CakeML: A Verified Implementation of ML☆1,062Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 3 months ago
- Haskell Research Compiler☆819Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆373Updated last year
- Where Lions Roam: RISC-V on the VELDT☆260Updated 11 months ago
- RISC-V Formal Verification Framework☆603Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,432Updated 5 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,936Updated 2 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,088Updated 4 months ago
- A stream-based runtime-verification framework for generating hard real-time C code.☆748Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,367Updated 2 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 4 years ago
- Algebraic graphs☆741Updated last week