clash-lang / clash-compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
☆1,485Updated this week
Alternatives and similar repositories for clash-compiler:
Users that are interested in clash-compiler are comparing it to the libraries listed below
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆429Updated 4 months ago
- Bluespec Compiler (BSC)☆1,001Updated last week
- Hardcaml is an OCaml library for designing hardware.☆738Updated 5 months ago
- Haskell LLVM JIT Compiler Tutorial☆1,039Updated 5 years ago
- Flexible Intermediate Representation for RTL☆740Updated 8 months ago
- GRIN is a compiler back-end for lazy and strict functional languages with whole program optimization support.☆1,038Updated last year
- Hardware Description Languages☆1,016Updated 2 months ago
- Haskell bindings for LLVM☆518Updated 9 months ago
- VHDL compiler and simulator☆684Updated this week
- Liquid Types For Haskell☆1,238Updated 3 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆411Updated 3 years ago
- ☆389Updated 7 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆528Updated 3 weeks ago
- Embedded language for high-performance array computations☆916Updated last week
- Scala based HDL☆1,770Updated this week
- A small, light weight, RISC CPU soft core☆1,385Updated 2 months ago
- Industrial-strength monadic parser combinator library☆941Updated 2 months ago
- A monadic parser combinator library☆867Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,269Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,420Updated this week
- The MyHDL development repository☆1,073Updated last week
- Project: M36 Relational Algebra Engine☆921Updated this week
- GPGPU microprocessor architecture☆2,068Updated 5 months ago
- Circuit IR Compilers and Tools☆1,792Updated this week
- Chisel: A Modern Hardware Design Language☆4,245Updated this week
- Where Lions Roam: RISC-V on the VELDT☆259Updated 8 months ago
- SERV - The SErial RISC-V CPU☆1,559Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,050Updated 3 weeks ago
- CakeML: A Verified Implementation of ML☆1,022Updated this week
- Miscellaneous articles. The readme is the table of contents.☆1,260Updated last year