clash-lang / clash-compilerLinks
Haskell to VHDL/Verilog/SystemVerilog compiler
☆1,561Updated this week
Alternatives and similar repositories for clash-compiler
Users that are interested in clash-compiler are comparing it to the libraries listed below
Sorting:
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆449Updated 4 months ago
- Bluespec Compiler (BSC)☆1,066Updated 3 weeks ago
- Hardcaml is an OCaml library for designing hardware.☆908Updated 3 weeks ago
- Embedded language for high-performance array computations☆942Updated 2 weeks ago
- Haskell bindings for LLVM☆527Updated last year
- Haskell LLVM JIT Compiler Tutorial☆1,044Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- Liquid Types For Haskell☆1,275Updated last week
- A stream-based runtime-verification framework for generating hard real-time C code.☆785Updated last month
- VHDL compiler and simulator☆757Updated last week
- GRIN is a compiler back-end for lazy and strict functional languages with whole program optimization support.☆1,056Updated 6 months ago
- Industrial-strength monadic parser combinator library☆961Updated last week
- Sail architecture definition language☆811Updated this week
- Scala based HDL☆1,891Updated last week
- The Haskell Lightweight Virtual Machine (HaLVM): GHC running on Xen☆1,065Updated 7 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆567Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,485Updated this week
- A monadic parser combinator library☆879Updated 6 months ago
- Haskell Research Compiler☆819Updated 3 years ago
- CakeML: A Verified Implementation of ML☆1,097Updated this week
- ☆387Updated 7 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆76Updated 3 years ago
- Where Lions Roam: RISC-V on the VELDT☆263Updated 2 weeks ago
- A collection of reusable Clash designs/examples☆53Updated last year
- The MyHDL development repository☆1,102Updated 8 months ago
- RISC-V Formal Verification Framework☆619Updated 3 years ago
- Algebraic graphs☆748Updated 4 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- Functional programming with fewer indirections☆775Updated 5 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago