clash-lang / clash-compilerLinks
Haskell to VHDL/Verilog/SystemVerilog compiler
☆1,500Updated this week
Alternatives and similar repositories for clash-compiler
Users that are interested in clash-compiler are comparing it to the libraries listed below
Sorting:
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆434Updated last month
- Bluespec Compiler (BSC)☆1,015Updated 3 weeks ago
- Haskell bindings for LLVM☆520Updated 10 months ago
- ☆389Updated 7 years ago
- Hardcaml is an OCaml library for designing hardware.☆776Updated last week
- VHDL compiler and simulator☆697Updated this week
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- Liquid Types For Haskell☆1,244Updated this week
- Scala based HDL☆1,794Updated last week
- Haskell LLVM JIT Compiler Tutorial☆1,042Updated 5 years ago
- Software Foundations in Idris☆454Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,410Updated 4 months ago
- Industrial-strength monadic parser combinator library☆945Updated 4 months ago
- GRIN is a compiler back-end for lazy and strict functional languages with whole program optimization support.☆1,043Updated 2 years ago
- Embedded language for high-performance array computations☆919Updated last week
- A monadic parser combinator library☆871Updated 5 months ago
- Haskell Research Compiler☆820Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,286Updated this week
- Algebraic graphs☆740Updated 2 weeks ago
- Agda is a dependently typed programming language / interactive theorem prover.☆2,651Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆538Updated 2 months ago
- Hardware Description Languages☆1,037Updated 3 months ago
- Sail architecture definition language☆735Updated last week
- A stream-based runtime-verification framework for generating hard real-time C code.☆738Updated 2 weeks ago
- VHDL 2008/93/87 simulator☆2,566Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- Project: M36 Relational Algebra Engine☆931Updated last month
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆415Updated 3 years ago