B-Lang-org / bsc-contrib
A place to share libraries and utilities that don't belong in the core bsc repo
☆35Updated 2 weeks ago
Alternatives and similar repositories for bsc-contrib:
Users that are interested in bsc-contrib are comparing it to the libraries listed below
- BSC Development Workstation (BDW)☆28Updated 4 months ago
- Mutation Cover with Yosys (MCY)☆80Updated 2 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Main page☆126Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆55Updated 2 years ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Hardware generator debugger☆73Updated last year
- PicoRV☆44Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆36Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Testing processors with Random Instruction Generation☆35Updated 3 weeks ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Debuggable hardware generator☆68Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- ☆34Updated this week