A place to share libraries and utilities that don't belong in the core bsc repo
☆38Feb 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for bsc-contrib
Users that are interested in bsc-contrib are comparing it to the libraries listed below
Sorting:
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated 3 weeks ago
- Main page☆129Feb 12, 2020Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- An introductory guide to Bluespec (BSV)☆66May 4, 2019Updated 6 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- P4-14/16 Bluespec Compiler☆90Dec 26, 2017Updated 8 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- OpenResty-based SOAP caching proxy for CNPq / Lattes Platform WebServices☆15Mar 13, 2021Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Non-intrusive ITM tracing/replay toolset for RTIC programs with nanosecond timestamp accuracy.☆18Jul 22, 2023Updated 2 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago