A place to share libraries and utilities that don't belong in the core bsc repo
☆41May 1, 2026Updated 3 months ago
Alternatives and similar repositories for bsc-contrib
Users that are interested in bsc-contrib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSC Development Workstation (BDW)☆34May 1, 2026Updated 3 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Main page☆132Jul 13, 2026Updated last month
- ☆11Jan 2, 2026Updated 7 months ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated last month
- A generic test bench written in Bluespec☆57Updated this week
- P4-14/16 Bluespec Compiler☆92Apr 4, 2026Updated 4 months ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆106Jul 3, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆382Oct 19, 2023Updated 2 years ago
- Bluespec Compiler (BSC)☆1,141Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- Main page☆35Feb 12, 2020Updated 6 years ago
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 6 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 3 weeks ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Haskell library for hardware description☆106Aug 18, 2025Updated last year
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 2 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec BSV HLHDL tutorial☆116Mar 29, 2016Updated 10 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- The Task Parallel System Composer (TaPaSCo)☆127Jun 23, 2026Updated 2 months ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆92Jul 29, 2019Updated 7 years ago
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago