A place to share libraries and utilities that don't belong in the core bsc repo
☆40May 1, 2026Updated 2 months ago
Alternatives and similar repositories for bsc-contrib
Users that are interested in bsc-contrib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 2 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Main page☆133Feb 12, 2020Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A core language for rule-based hardware design 🦑☆175Dec 10, 2025Updated 6 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆11Jan 2, 2026Updated 6 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Updated this week
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- P4-14/16 Bluespec Compiler☆92Apr 4, 2026Updated 3 months ago
- Connectal is a framework for software-driven hardware development.☆179Oct 16, 2023Updated 2 years ago
- Bluespec Compiler (BSC)☆1,127Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆382Oct 19, 2023Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆102Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Main page☆33Feb 12, 2020Updated 6 years ago
- Designs, infrastructure, and experiments around Race Logic☆26Jun 25, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆339Jan 23, 2022Updated 4 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Mutation Cover with Yosys (MCY)☆95Jun 2, 2026Updated last month
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 10 months ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- ☆21Jan 31, 2026Updated 5 months ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆34Nov 1, 2025Updated 8 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago