Kuree / hgdbLinks
Hardware generator debugger
☆76Updated last year
Alternatives and similar repositories for hgdb
Users that are interested in hgdb are comparing it to the libraries listed below
Sorting:
- A SystemVerilog source file pickler.☆60Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- SystemVerilog frontend for Yosys☆166Updated this week
- high-performance RTL simulator☆180Updated last year
- WAL enables programmable waveform analysis.☆157Updated last week
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆85Updated last week
- ☆57Updated 6 months ago
- ☆104Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- ☆23Updated 4 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- The specification for the FIRRTL language☆62Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- A configurable SRAM generator☆56Updated 2 months ago