Hardware generator debugger
☆79Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for hgdb
Users that are interested in hgdb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆60Oct 27, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆323Mar 6, 2026Updated 3 months ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,078Updated this week
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Tools based upon slang for language server purpose☆23Updated this week
- magma circuits☆263Oct 19, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mutation Cover with Yosys (MCY)☆93Jun 2, 2026Updated last month
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 2 months ago
- ☆12May 20, 2021Updated 5 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Bluespec Compiler (BSC)☆1,123Jun 27, 2026Updated last week
- ☆106Jun 27, 2022Updated 4 years ago
- The SiFive wake build tool☆94Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆62Jun 23, 2026Updated last week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Apr 11, 2026Updated 2 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 4 months ago