Alternatives and similar repositories for hgdb

Users that are interested in hgdb are comparing it to the libraries listed below

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• ucsc-vama / essent
  high-performance RTL simulator
  ☆159Updated 11 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆117Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆83Updated 3 weeks ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆105Updated 3 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 6 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆114Updated 3 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 4 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆27Updated 2 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆43Updated 3 weeks ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆151Updated 3 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆56Updated this week
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆82Updated 7 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆64Updated 3 weeks ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆104Updated 2 weeks ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆84Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆110Updated last year
• rdaly525 / coreir
  ☆103Updated 2 years ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆67Updated last year
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆29Updated 10 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year