Hardware generator debugger
☆79Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for hgdb
Users that are interested in hgdb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Sep 8, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- compiling DSLs to high-level hardware instructions☆24Nov 8, 2022Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,161Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- ☆12May 20, 2021Updated 5 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆492Updated this week
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆106Jun 27, 2022Updated 4 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Apr 11, 2026Updated 6 months ago
- The SiFive wake build tool☆94Updated this week
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- ☆61Updated this week