Hardware generator debugger
☆77Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for hgdb
Users that are interested in hgdb are comparing it to the libraries listed below
Sorting:
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated 2 weeks ago
- ☆12May 20, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- ☆104Jun 27, 2022Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated 3 weeks ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆16Jun 13, 2021Updated 4 years ago