Hardware generator debugger
☆79Feb 12, 2024Updated 2 years ago
Alternatives and similar repositories for hgdb
Users that are interested in hgdb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- ☆17Apr 20, 2023Updated 3 years ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- The SiFive wake build tool☆95Oct 22, 2026Updated last week
- compiling DSLs to high-level hardware instructions☆25Nov 8, 2022Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- ☆106Jun 27, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog compiler and language services☆1,174Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago