Alternatives and similar repositories for cobalt

Users that are interested in cobalt are comparing it to the libraries listed below

• B-Lang-org / Documentation
  Main page
  ☆32Updated 5 years ago
• mosscomp / moss
  A computer for human beings.
  ☆47Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆261Updated last week
• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆145Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated last week
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated last month
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆70Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆115Updated 3 months ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆28Updated last week
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆149Updated 4 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆165Updated last month
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆34Updated last week
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆111Updated 2 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated last week
• olofk / corescore
  CoreScore
  ☆169Updated 2 weeks ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆32Updated 3 weeks ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆29Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated this week
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• auxoncorp / ferros
  A Rust-based userland which also adds compile-time assurances to seL4 development.
  ☆118Updated 2 years ago