A collection of common Bluespec interfaces/modules.
☆104Apr 19, 2024Updated 2 years ago
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆35Feb 12, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- Main page☆132Jul 13, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- BSC Development Workstation (BDW)☆34Oct 16, 2026Updated 2 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Oct 22, 2026Updated last week
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Deducing Tock execution flows from Ibex Verilator traces☆70Jun 17, 2022Updated 4 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Hot Reconfiguration Technology demo☆43Aug 23, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆13May 12, 2024Updated 2 years ago