Alternatives and similar repositories for cobalt:

Users that are interested in cobalt are comparing it to the libraries listed below

• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆70Updated 2 years ago
• B-Lang-org / Documentation
  Main page
  ☆31Updated 5 years ago
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 3 months ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆253Updated 6 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• oxidecomputer / illumos-gate
  An open-source Unix operating system
  ☆27Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated 9 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• oxidecomputer / phbl
  Pico Host Boot Loader
  ☆106Updated last month
• auxoncorp / ferros
  A Rust-based userland which also adds compile-time assurances to seL4 development.
  ☆111Updated last year
• PolySync / cargo-fel4
  A Cargo subcommand for working with feL4 projects.
  ☆53Updated 6 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• sifive / wake
  The SiFive wake build tool
  ☆87Updated 3 weeks ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆73Updated 2 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆49Updated 3 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆137Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆45Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated 3 weeks ago
• tomtor / rust-litex
  Running Rust on the (Linux) Litex VexRiscv FPGA SOC
  ☆13Updated 5 years ago
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆76Updated 4 years ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆26Updated this week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated last week