oxidecomputer / cobaltLinks
A collection of common Bluespec interfaces/modules.
☆103Updated last year
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below
Sorting:
- Main page☆32Updated 5 years ago
- A computer for human beings.☆49Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Where Lions Roam: RISC-V on the VELDT☆265Updated last month
- Fearless hardware design☆194Updated 5 months ago
- The SiFive wake build tool☆92Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Unofficial Yosys WebAssembly packages☆76Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated last month
- An HDL embedded in Rust.☆202Updated 2 years ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago
- End-to-end synthesis and P&R toolchain☆94Updated 2 months ago
- A core language for rule-based hardware design 🦑☆171Updated last month
- Betrusted main SoC design☆156Updated 6 months ago
- Migrated to Codeberg☆18Updated 3 years ago
- An open-source Unix operating system☆47Updated this week
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- A Rust-based userland which also adds compile-time assurances to seL4 development.☆120Updated 2 years ago
- Verilator Porcelain☆49Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 4 months ago
- The LLHD reference simulator.☆39Updated 5 years ago
- A hardware compiler based on LLHD and CIRCT☆265Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Updated 8 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated 2 weeks ago
- Main page☆129Updated 5 years ago