Alternatives and similar repositories for cobalt

Users that are interested in cobalt are comparing it to the libraries listed below

• B-Lang-org / Documentation
  Main page
  ☆31Updated 5 years ago
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆70Updated 3 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆260Updated 10 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 7 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆85Updated 5 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Updated 3 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆156Updated last week
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 3 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆111Updated this week
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆29Updated 7 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆91Updated 8 months ago
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 5 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆85Updated 2 weeks ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago