A collection of common Bluespec interfaces/modules.
☆103Apr 19, 2024Updated last year
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆32Feb 12, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Main page☆130Feb 12, 2020Updated 6 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Deducing Tock execution flows from Ibex Verilator traces☆70Jun 17, 2022Updated 3 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆132May 19, 2022Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 9 months ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last month
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 6 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 4 months ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- A modern schematic entry and simulation program☆87Updated this week
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- Core abstractions of the Real-Time Interrupt-driven Concurrency (RTIC) framework☆22Jul 9, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 3 months ago
- ☆17Sep 9, 2024Updated last year
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Notes on learning to solder and setting up an electronics lab☆26Jan 12, 2021Updated 5 years ago