A collection of common Bluespec interfaces/modules.
☆103Apr 19, 2024Updated last year
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below
Sorting:
- Main page☆32Feb 12, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated last week
- Main page☆129Feb 12, 2020Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- a capability-based system☆41May 22, 2018Updated 7 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆60May 26, 2021Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- A modern schematic entry and simulation program☆84Feb 23, 2026Updated last week
- Starfield renderer☆11Jun 26, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated 2 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated 2 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- ☆15May 17, 2025Updated 9 months ago
- A public domain IBIS-AMI model creation infrastructure for all to share.☆17Feb 13, 2025Updated last year
- ☆14Dec 13, 2014Updated 11 years ago
- ☆16Sep 9, 2024Updated last year
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 8 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- Open Source AES☆31Oct 6, 2025Updated 4 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago