oxidecomputer / cobalt
A collection of common Bluespec interfaces/modules.
☆96Updated 10 months ago
Alternatives and similar repositories for cobalt:
Users that are interested in cobalt are comparing it to the libraries listed below
- Main page☆31Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A computer for human beings.☆45Updated 3 months ago
- Fearless hardware design☆175Updated 2 weeks ago
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 2 years ago
- Where Lions Roam: RISC-V on the VELDT☆255Updated 6 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- An HDL embedded in Rust.☆196Updated last year
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆208Updated 10 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated 3 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated this week
- The SiFive wake build tool☆88Updated this week
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A Rust-based userland which also adds compile-time assurances to seL4 development.☆111Updated last year
- Betrusted main SoC design☆141Updated last year
- CoreScore☆143Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆127Updated 2 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆73Updated 3 years ago