A collection of common Bluespec interfaces/modules.
☆104Apr 19, 2024Updated 2 years ago
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆35Feb 12, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Main page☆132Jul 13, 2026Updated 2 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Deducing Tock execution flows from Ibex Verilator traces☆70Jun 17, 2022Updated 4 years ago
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Sep 26, 2026Updated 2 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 4 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago
- The source code to the Voss II Hardware Verification Suite☆58Oct 2, 2026Updated last week
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆171Sep 17, 2026Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- ☆18Sep 9, 2024Updated 2 years ago
- Core abstractions of the Real-Time Interrupt-driven Concurrency (RTIC) framework☆23Jul 9, 2023Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- eBPF tool to collect BOLT profile☆15Apr 9, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A zero weight ORM for sqlite3 in Python☆12Sep 13, 2025Updated last year
- Where Lions Roam: RISC-V on the VELDT☆270Dec 15, 2025Updated 9 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- Logic Explorer - customizable proof construction tool for sequent calculi☆20Jun 3, 2022Updated 4 years ago
- Open Source AES☆31Oct 6, 2025Updated last year
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- ☆33Nov 25, 2022Updated 3 years ago