A collection of common Bluespec interfaces/modules.
☆103Apr 19, 2024Updated 2 years ago
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Main page☆33Feb 12, 2020Updated 6 years ago
- Bluespec Compiler (BSC)☆1,108May 15, 2026Updated last week
- Main page☆133Feb 12, 2020Updated 6 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Deducing Tock execution flows from Ibex Verilator traces☆70Jun 17, 2022Updated 3 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 5 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆39May 1, 2026Updated 3 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 11, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- The source code to the Voss II Hardware Verification Suite☆57May 11, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated 11 months ago
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 3 weeks ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- An introductory guide to Bluespec (BSV)☆68May 4, 2019Updated 7 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167May 4, 2026Updated 2 weeks ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A modern schematic entry and simulation program☆94May 8, 2026Updated 2 weeks ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Core abstractions of the Real-Time Interrupt-driven Concurrency (RTIC) framework☆22Jul 9, 2023Updated 2 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 5 months ago
- Bluespec BSV HLHDL tutorial☆115Mar 29, 2016Updated 10 years ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- Running Python code in SystemVerilog☆72May 8, 2026Updated 2 weeks ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- A set of tools for building graph rewriting systems and more specifically, working with the chemlambda rewrite model of computation.☆12Dec 27, 2016Updated 9 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆338Jan 23, 2022Updated 4 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Starfield renderer☆11Jun 26, 2019Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago