oxidecomputer / cobaltLinks
A collection of common Bluespec interfaces/modules.
☆102Updated last year
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below
Sorting:
- Main page☆31Updated 5 years ago
- A computer for human beings.☆45Updated 10 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Fearless hardware design☆179Updated 3 weeks ago
- Where Lions Roam: RISC-V on the VELDT☆260Updated 3 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆87Updated 2 weeks ago
- The SiFive wake build tool☆91Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Betrusted main SoC design☆143Updated last month
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- An HDL embedded in Rust.☆200Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆262Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- ☆41Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆114Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- A simple digital waveform viewer with vi-like key bindings.☆141Updated 6 months ago
- Verilator Porcelain☆48Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- RISC-V out-of-order core for education and research purposes☆60Updated this week
- BSC Development Workstation (BDW)☆30Updated 10 months ago
- A core language for rule-based hardware design 🦑☆160Updated 3 months ago
- The LLHD reference simulator.☆39Updated 5 years ago