oxidecomputer / cobaltLinks
A collection of common Bluespec interfaces/modules.
☆102Updated last year
Alternatives and similar repositories for cobalt
Users that are interested in cobalt are comparing it to the libraries listed below
Sorting:
- Main page☆32Updated 5 years ago
- Where Lions Roam: RISC-V on the VELDT☆258Updated 2 months ago
- Fearless hardware design☆183Updated 2 months ago
- A computer for human beings.☆46Updated 11 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The SiFive wake build tool☆91Updated last week
- A core language for rule-based hardware design 🦑☆162Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Unofficial Yosys WebAssembly packages☆73Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- End-to-end synthesis and P&R toolchain☆89Updated last month
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- Betrusted main SoC design☆147Updated 3 months ago
- An HDL embedded in Rust.☆200Updated last year
- Deducing Tock execution flows from Ibex Verilator traces☆70Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated last week
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Main page☆128Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A Rust-based userland which also adds compile-time assurances to seL4 development.☆117Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- CoreScore☆164Updated 2 months ago
- The LLHD reference simulator.☆39Updated 5 years ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- FPGA tool performance profiling☆102Updated last year