oxidecomputer / cobalt

Related projects ⓘ

Alternatives and complementary repositories for cobalt

• B-Lang-org / Documentation
  Main page
  ☆30Updated 4 years ago
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆68Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆160Updated last week
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆249Updated 3 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• mosscomp / moss
  A computer for human beings.
  ☆42Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated 11 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆203Updated 6 months ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated this week
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆140Updated 3 weeks ago
• auxoncorp / ferros
  A Rust-based userland which also adds compile-time assurances to seL4 development.
  ☆107Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆214Updated 3 weeks ago
• BSVLang / Main
  Main page
  ☆126Updated 4 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆102Updated last year
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆197Updated 4 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆36Updated 4 years ago
• olofk / corescore
  CoreScore
  ☆135Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last month
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆78Updated 2 weeks ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• oxidecomputer / phbl
  Pico Host Boot Loader
  ☆101Updated this week
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆138Updated 11 months ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆130Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆169Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated 3 weeks ago