Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆78Nov 24, 2022Updated 3 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bluespec Compiler (BSC)☆1,103Apr 27, 2026Updated last week
- An introductory guide to Bluespec (BSV)☆67May 4, 2019Updated 7 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Main page☆130Feb 12, 2020Updated 6 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆114Mar 29, 2016Updated 10 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,591Updated this week
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆99Oct 17, 2025Updated 6 months ago
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆11Nov 20, 2022Updated 3 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- ☆21Mar 18, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- ☆17Updated this week
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- A programming tool for the iCE40 FPGA evaluation boards.☆13Jun 5, 2024Updated last year
- This repository contains examples to help on understanding what are and how to write PPXs in OCaml.☆45Dec 3, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generate interface between Clash and Verilator☆23Dec 22, 2025Updated 4 months ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆166Updated this week
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- A curated list of Bolero samples, community projects, blogs and tutorials☆12Jul 8, 2020Updated 5 years ago
- Coq formalization of decision procedures for regular expression equivalence [maintainer=@anton-trunov]☆15Jul 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Circuit simulator of the Qucs project☆31Dec 21, 2025Updated 4 months ago
- Arthur's Formal Metatheory in Coq☆18Feb 6, 2026Updated 2 months ago
- A collection of reusable Clash designs/examples☆54Jan 28, 2024Updated 2 years ago
- A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.☆61May 26, 2021Updated 4 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Updated this week
- BSC Development Workstation (BDW)☆32Mar 29, 2026Updated last month
- 一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。☆606Sep 15, 2023Updated 2 years ago