Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial

Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below

• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆162Updated 3 weeks ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated last month
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated last month
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 3 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆110Updated 9 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 7 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆61Updated 4 months ago
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆17Updated last month
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆59Updated this week
• rsnikhil / goParseBSV
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆13Updated 8 years ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆32Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated last week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆66Updated 6 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆329Updated 3 years ago