Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆77Nov 24, 2022Updated 3 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
Sorting:
- An introductory guide to Bluespec (BSV)☆66May 4, 2019Updated 6 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- Main page☆32Feb 12, 2020Updated 6 years ago
- Main page☆129Feb 12, 2020Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- ☆24Oct 8, 2024Updated last year
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- Circuit simulator of the Qucs project☆31Dec 21, 2025Updated 2 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Final Year Project - A probabilisitic programming language in OCaml☆14May 10, 2020Updated 5 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,585Updated this week
- This repository contains examples to help on understanding what are and how to write PPXs in OCaml.☆45Dec 3, 2024Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- ☆15Updated this week
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆11Nov 20, 2022Updated 3 years ago
- Library code for upcoming RetroClash book☆10Feb 22, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated 2 weeks ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- A collection of reusable Clash designs/examples☆53Jan 28, 2024Updated 2 years ago
- Coq formalization of decision procedures for regular expression equivalence [maintainer=@anton-trunov]☆15Jul 22, 2024Updated last year
- A programming tool for the iCE40 FPGA evaluation boards.☆13Jun 5, 2024Updated last year
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- A collection of common Bluespec interfaces/modules.☆103Apr 19, 2024Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆333Jan 23, 2022Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Get [@@deriving]-style generation of type-directed values without writing a ppx☆17Feb 15, 2022Updated 4 years ago
- I'm putting Palmgren's Constructive Sheaf Semantics into Agda. Defines sheaves via Grothendieck pretopologies.☆17Jan 5, 2015Updated 11 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- ☆17Jan 19, 2018Updated 8 years ago
- Tools for record-and-replay debugging☆44Mar 9, 2023Updated 2 years ago