rsnikhil / ICFP2020_Bluespec_Tutorial
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆72Updated 2 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial:
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
- A core language for rule-based hardware design 🦑☆148Updated 6 months ago
- Main page☆126Updated 5 years ago
- Haskell library for hardware description☆102Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆151Updated 6 months ago
- Time-sensitive affine types for predictable hardware generation☆142Updated 8 months ago
- Bluespec BSV HLHDL tutorial☆103Updated 9 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- A generic test bench written in Bluespec☆51Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆71Updated 7 months ago
- An introductory guide to Bluespec (BSV)☆61Updated 5 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆90Updated 9 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- A collection of reusable Clash designs/examples☆50Updated last year
- A hardware compiler based on LLHD and CIRCT☆256Updated last year
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 8 months ago
- ☆40Updated 3 years ago
- RISC-V Formal Verification Framework☆131Updated last month
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- Chisel/Firrtl execution engine☆154Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated last month
- ☆102Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆92Updated last week
- Verilog development and verification project for HOL4☆26Updated 5 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- Galois RISC-V ISA Formal Tools☆58Updated 2 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago