rsnikhil / ICFP2020_Bluespec_TutorialLinks
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆73Updated 2 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
Sorting:
- A core language for rule-based hardware design 🦑☆160Updated 2 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- Main page☆128Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- A generic test bench written in Bluespec☆54Updated 4 years ago
- Haskell library for hardware description☆104Updated 2 weeks ago
- A collection of reusable Clash designs/examples☆53Updated last year
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆82Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Galois RISC-V ISA Formal Tools☆61Updated 3 weeks ago
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Verilog development and verification project for HOL4☆27Updated 4 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- ☆40Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆51Updated this week
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- An introductory guide to Bluespec (BSV)☆64Updated 6 years ago
- ☆23Updated 4 years ago
- RISC-V Formal Verification Framework☆146Updated last week
- ACT hardware description language and core tools.☆119Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- Generate interface between Clash and Verilator☆22Updated last year