rsnikhil / ICFP2020_Bluespec_TutorialLinks
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆76Updated 3 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
Sorting:
- A core language for rule-based hardware design 🦑☆166Updated 3 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last month
- Haskell library for hardware description☆106Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Main page☆129Updated 5 years ago
- A collection of reusable Clash designs/examples☆53Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 2 months ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆64Updated last week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated last week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Updated 2 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- ☆40Updated 4 years ago
- Verilog development and verification project for HOL4☆27Updated 8 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Updated 2 months ago
- Projects to get started with Clash☆32Updated last month
- An introductory guide to Bluespec (BSV)☆66Updated 6 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 3 months ago
- ☆30Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- RISC-V Formal Verification Framework☆173Updated 2 weeks ago
- Chisel/Firrtl execution engine☆154Updated last year
- A hardware compiler based on LLHD and CIRCT☆264Updated 6 months ago