rsnikhil / ICFP2020_Bluespec_TutorialLinks
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆73Updated 2 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
Sorting:
- Main page☆126Updated 5 years ago
- A core language for rule-based hardware design 🦑☆154Updated 7 months ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- Haskell library for hardware description☆103Updated 6 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆154Updated 8 months ago
- A generic test bench written in Bluespec☆53Updated 4 years ago
- An introductory guide to Bluespec (BSV)☆62Updated 6 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A formal semantics of the RISC-V ISA in Haskell☆165Updated last year
- ☆40Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- A collection of reusable Clash designs/examples☆51Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆77Updated 8 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- high-performance RTL simulator☆159Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- RISC-V Formal Verification Framework☆139Updated this week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- ☆103Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆11Updated 2 months ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago