rsnikhil / ICFP2020_Bluespec_Tutorial
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆62Updated last year
Related projects: ⓘ
- Main page☆127Updated 4 years ago
- A core language for rule-based hardware design 🦑☆138Updated this week
- Formal specification of RISC-V Instruction Set☆96Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆92Updated 8 years ago
- Time-sensitive affine types for predictable hardware generation☆128Updated 2 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆141Updated 6 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- A generic test bench written in Bluespec☆43Updated 3 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆69Updated last year
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- An introductory guide to Bluespec (BSV)☆57Updated 5 years ago
- Haskell library for hardware description☆98Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated last month
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆96Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆48Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- A hardware compiler based on LLHD and CIRCT☆246Updated 11 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆76Updated this week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆78Updated 5 months ago
- Chisel/Firrtl execution engine☆152Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- (System)Verilog to Chisel translator☆102Updated 2 years ago
- high-performance RTL simulator☆129Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- A dynamic verification library for Chisel.☆138Updated 3 months ago
- ☆41Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆81Updated 5 months ago