rsnikhil / ICFP2020_Bluespec_Tutorial
Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
☆69Updated 2 years ago
Alternatives and similar repositories for ICFP2020_Bluespec_Tutorial:
Users that are interested in ICFP2020_Bluespec_Tutorial are comparing it to the libraries listed below
- Main page☆125Updated 5 years ago
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- Haskell library for hardware description☆101Updated 2 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆52Updated 6 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆61Updated 5 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- An introductory guide to Bluespec (BSV)☆60Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Updated last year
- A generic test bench written in Bluespec☆49Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 6 months ago
- RISC-V Formal Verification Framework☆127Updated 3 weeks ago
- A dynamic verification library for Chisel.☆145Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 7 months ago
- ☆40Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated 3 weeks ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- Chisel/Firrtl execution engine☆154Updated 5 months ago
- Lipsi: Probably the Smallest Processor in the World☆82Updated 10 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆85Updated 10 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- CHERI-RISC-V model written in Sail☆57Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆166Updated 6 months ago