Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
☆99Oct 17, 2025Updated 7 months ago
Alternatives and similar repositories for Learn_Bluespec_and_RISCV_Design
Users that are interested in Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 7 months ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 6 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bluespec BSV HLHDL tutorial☆115Mar 29, 2016Updated 10 years ago
- Bluespec Compiler (BSC)☆1,111May 15, 2026Updated 2 weeks ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17May 21, 2026Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 weeks ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Main page☆133Feb 12, 2020Updated 6 years ago
- ☆17May 22, 2026Updated last week
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- An introductory guide to Bluespec (BSV)☆68May 4, 2019Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆104Apr 16, 2026Updated last month
- ☆11May 30, 2024Updated last year
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- ☆36Nov 4, 2024Updated last year
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 6 months ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- Ocaml Linear Engine for JavaScript Regexes, implementing the algorithms described in Linear Matching of JavaScript Regular Expressions at…☆25May 17, 2026Updated last week
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 months ago
- ☆11Jan 2, 2026Updated 4 months ago
- ☆27Mar 19, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆79Nov 24, 2022Updated 3 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆28Nov 1, 2025Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated last year