Alternatives and similar repositories for Learn_Bluespec_and_RISCV_Design

Users that are interested in Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below

• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆145Updated this week
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆108Updated 9 years ago
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆104Updated 3 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆125Updated last week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆208Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆208Updated 5 months ago
• tenstorrent / whisper
  ☆53Updated 2 weeks ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆179Updated 3 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆114Updated this week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆154Updated 9 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆112Updated 2 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆173Updated last year
• bsc-loca / sargantana
  ☆107Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆197Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆169Updated 3 weeks ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆99Updated 2 weeks ago
• chipsalliance / uvm-verilator
  ☆97Updated last year
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆89Updated this week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆97Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆151Updated last week
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆221Updated 3 weeks ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆230Updated 9 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆48Updated 9 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆207Updated 2 weeks ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆182Updated 3 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆89Updated 2 weeks ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆12Updated 8 months ago