Alternatives and similar repositories for Learn_Bluespec_and_RISCV_Design

Users that are interested in Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below

• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆111Updated 9 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆175Updated last week
• BSVLang / Main
  Main page
  ☆129Updated 5 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆114Updated 2 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆249Updated 3 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆223Updated 10 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆185Updated last year
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆159Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆118Updated 7 months ago
• tenstorrent / whisper
  ☆72Updated 3 weeks ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated last week
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆160Updated this week
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆108Updated 4 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆108Updated 4 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆181Updated 8 months ago
• bsc-loca / sargantana
  ☆122Updated 5 months ago
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆13Updated 2 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated this week
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆17Updated 2 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 5 years ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆134Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆237Updated last year
• chipsalliance / uvm-verilator
  ☆113Updated 2 months ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆169Updated 5 years ago
• x-heep / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆233Updated this week
• sangwoojun / ulx3s_bsv
  Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga
  ☆15Updated 10 months ago