Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
☆109Jul 3, 2026Updated 4 months ago
Alternatives and similar repositories for Learn_Bluespec_and_RISCV_Design
Users that are interested in Learn_Bluespec_and_RISCV_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆117Mar 29, 2016Updated 10 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bluespec Compiler (BSC)☆1,150Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 3 weeks ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Main page☆132Jul 13, 2026Updated 3 months ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 2 weeks ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆343Jan 23, 2022Updated 4 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- ☆11Updated this week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- ☆105Apr 16, 2026Updated 6 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The ISA specification for the ZiCondOps extension.☆18Mar 21, 2024Updated 2 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year
- a simple risc processor☆12Aug 30, 2026Updated 2 months ago
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- ☆17Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 4 years ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated 2 years ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- ☆35Nov 4, 2024Updated 2 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago