mit-plv / koikaLinks
A core language for rule-based hardware design 🦑
☆170Updated last month
Alternatives and similar repositories for koika
Users that are interested in koika are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated last month
- Verilog development and verification project for HOL4☆27Updated 9 months ago
- A generic test bench written in Bluespec☆57Updated 5 years ago
- ☆40Updated 4 years ago
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- Fearless hardware design☆187Updated 5 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Updated 3 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated 2 weeks ago
- Galois RISC-V ISA Formal Tools☆62Updated 5 months ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- Manythread RISC-V overlay for FPGA clusters☆39Updated 4 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- RISC-V Formal Verification Framework☆176Updated last week
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- Haskell library for hardware description☆106Updated 5 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Updated 3 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Updated 3 months ago
- Main page☆129Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- RISCV Core written in Calyx☆17Updated last year