Alternatives and similar repositories for koika:

Users that are interested in koika are comparing it to the libraries listed below

• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆152Updated 7 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 9 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆91Updated 10 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated last week
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆114Updated 3 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆51Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 2 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated 3 weeks ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆103Updated 5 months ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated this week
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆128Updated this week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆136Updated this week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆67Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆42Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated 3 weeks ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆101Updated this week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆72Updated 7 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆76Updated 10 months ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago