mit-plv / koikaLinks
A core language for rule-based hardware design 🦑
☆161Updated 3 months ago
Alternatives and similar repositories for koika
Users that are interested in koika are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆161Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated 3 weeks ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- A generic test bench written in Bluespec☆55Updated 4 years ago
- ☆40Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Fearless hardware design☆181Updated last month
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- CHERI-RISC-V model written in Sail☆64Updated 2 months ago
- Galois RISC-V ISA Formal Tools☆61Updated last month
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- Main page☆128Updated 5 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- Haskell library for hardware description☆104Updated last month
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 weeks ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆83Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆83Updated 2 months ago
- A minimal development of SSA theory☆181Updated last week
- BTOR2 MLIR project☆26Updated last year
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆149Updated 2 months ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago