Alternatives and similar repositories for koika

Users that are interested in koika are comparing it to the libraries listed below

• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆161Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated 3 weeks ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 2 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆171Updated 2 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆127Updated 3 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 7 months ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆76Updated 3 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆88Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆61Updated 3 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated 3 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆16Updated last month
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 months ago
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆96Updated this week
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated last month
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated last week
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆167Updated this week