mit-plv / koika
A core language for rule-based hardware design 🦑
☆140Updated last month
Related projects ⓘ
Alternatives and complementary repositories for koika
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated 2 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- ☆41Updated 3 years ago
- RISC-V Specification in Coq☆109Updated 3 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆66Updated 2 years ago
- Fearless hardware design☆161Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- A generic test bench written in Bluespec☆45Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- Haskell library for hardware description☆98Updated last month
- Main page☆125Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆54Updated 2 months ago
- A minimal development of SSA theory☆88Updated this week
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 5 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago