A core language for rule-based hardware design 🦑
☆173Dec 10, 2025Updated 6 months ago
Alternatives and similar repositories for koika
Users that are interested in koika are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167May 26, 2026Updated 2 weeks ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated last month
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Bluespec Compiler (BSC)☆1,114May 15, 2026Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Intermediate Language (IL) for Hardware Accelerator Generators☆598Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆175Aug 13, 2023Updated 2 years ago
- An open bibliography of machine learning for formal proof papers☆32Sep 30, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Fearless hardware design☆205Aug 20, 2025Updated 9 months ago
- ☆17Mar 26, 2025Updated last year
- Functions and proofs about game trees in Rocq, implemented as rose trees.☆17Apr 14, 2026Updated 2 months ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- ☆18May 1, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verifying OpenTitan☆29Aug 20, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆57Jun 2, 2026Updated last week
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆59Dec 24, 2021Updated 4 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 6 months ago
- Gallina to Bedrock2 compilation toolkit☆67May 27, 2026Updated 2 weeks ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- ☆21Aug 1, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆53Jan 16, 2025Updated last year
- RISC-V Specification in Coq☆118Jan 5, 2026Updated 5 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- The specification for the FIRRTL language☆66May 31, 2026Updated 2 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 4 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆30Oct 16, 2022Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆72Jun 2, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A work-in-progress language and compiler for verified low-level programming☆331May 27, 2026Updated 2 weeks ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- magma circuits☆263Oct 19, 2024Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated 2 months ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,598Updated this week
- Main page☆133Feb 12, 2020Updated 6 years ago