A core language for rule-based hardware design 🦑
☆191Dec 10, 2025Updated 10 months ago
Alternatives and similar repositories for koika
Users that are interested in koika are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- ☆14May 7, 2026Updated 5 months ago
- Verified graph rewriting (for dataflow circuits).☆29Updated this week
- ☆40Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,149Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆180Aug 13, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- Gallina to Bedrock2 compilation toolkit☆72Sep 24, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- RISC-V Specification in Coq☆122Sep 18, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A work-in-progress language and compiler for verified low-level programming☆340Oct 23, 2026Updated last week
- Fearless hardware design☆215Jul 23, 2026Updated 3 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- ☆30Oct 16, 2022Updated 4 years ago
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- An open bibliography of machine learning for formal proof papers☆32Sep 30, 2023Updated 3 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- ☆39Sep 17, 2021Updated 5 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆60Jan 23, 2025Updated last year
- Functions and proofs about game trees in Rocq, implemented as rose trees.☆20Sep 11, 2026Updated last month
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆60Dec 24, 2021Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The source code to the Voss II Hardware Verification Suite☆58Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 3 years ago
- ☆17Mar 26, 2025Updated last year
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 11 months ago
- High level synthesis language for hardware design☆106Updated this week