mit-plv / koika
A core language for rule-based hardware design 🦑
☆147Updated 4 months ago
Alternatives and similar repositories for koika:
Users that are interested in koika are comparing it to the libraries listed below
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- Time-sensitive affine types for predictable hardware generation☆138Updated 7 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 8 months ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆69Updated 2 years ago
- A generic test bench written in Bluespec☆49Updated 4 years ago
- CHERI-RISC-V model written in Sail☆57Updated 2 weeks ago
- ☆40Updated 3 years ago
- Fearless hardware design☆175Updated last week
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- Haskell library for hardware description☆101Updated 2 months ago
- RISC-V Formal Verification Framework☆127Updated last month
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Main page☆125Updated 5 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆62Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 2 weeks ago
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- A minimal development of SSA theory☆108Updated this week
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Galois RISC-V ISA Formal Tools☆56Updated last year