WangXuan95 / BSV_Tutorial_cn
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
☆568Updated last year
Alternatives and similar repositories for BSV_Tutorial_cn
Users that are interested in BSV_Tutorial_cn are comparing it to the libraries listed below
Sorting:
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆401Updated last year
- 在vscode上的数字设计开发插件☆373Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆735Updated last week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆177Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编 码…☆247Updated 7 months ago
- ☆144Updated 2 weeks ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆182Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆950Updated 3 weeks ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆294Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆195Updated last month
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆202Updated last year
- AXI协议规范中文翻译版☆149Updated 2 years ago
- Documentation for XiangShan☆413Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆593Updated last year
- ☆155Updated 2 weeks ago
- automatic-verilog based on vimscript☆262Updated last year
- Vivado诸多IP,包括图像处理等☆208Updated 9 months ago
- 关于RISC-V你所需要知道的一切☆557Updated 2 years ago
- Collect some IC textbooks for learning.☆137Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆135Updated 11 months ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆99Updated 7 months ago
- ☆122Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆106Updated 2 years ago
- AMBA AXI VIP☆399Updated 10 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆61Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆239Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- Chisel examples and code snippets☆250Updated 2 years ago
- ☆64Updated 2 years ago