WangXuan95 / BSV_Tutorial_cn
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
☆516Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BSV_Tutorial_cn
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆358Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆214Updated 2 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆267Updated last year
- 在vscode上的数字设计开发插件☆328Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆148Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆468Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated 2 months ago
- All in one vscode plugin for HDL development☆409Updated this week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆142Updated last year
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆614Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 5 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- Documentation for XiangShan☆350Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆852Updated 2 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- ☆141Updated 4 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆333Updated last year
- ☆51Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆636Updated this week
- AXI协议规范中文翻译版☆132Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- AMBA bus lecture material☆380Updated 4 years ago
- A template project for beginning new Chisel work☆589Updated 6 months ago
- 关于RISC-V你所需要知道的一切☆542Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆85Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆200Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆371Updated 3 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆89Updated 2 months ago