WangXuan95 / BSV_Tutorial_cn
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
☆510Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BSV_Tutorial_cn
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。☆355Updated last year
- 在vscode上的数字设计开发插件☆326Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆208Updated last month
- An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆143Updated last year
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。☆266Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆628Updated this week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆459Updated last year
- Documentation for XiangShan☆352Updated this week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆139Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated last month
- All in one vscode plugin for HDL development☆403Updated this week
- AXI协议规范中文翻译版☆130Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs…☆609Updated last year
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆848Updated this week
- ☆137Updated last week
- 中文版 Parallel Programming for FPGAs☆703Updated 2 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆326Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆54Updated 2 years ago
- A template project for beginning new Chisel work☆586Updated 5 months ago
- Modern co-simulation framework for RISC-V CPUs☆116Updated this week
- ☆141Updated 4 years ago
- Vivado诸多IP，包括图像处理等☆161Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆545Updated 3 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- Collect some IC textbooks for learning.☆100Updated 2 years ago
- ☆51Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆84Updated last year
- AMBA bus lecture material☆375Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆363Updated 3 years ago